BIOS POST Codes - Page 6 of 6
| Code | LED Display | Description |
| C2 | NMI is disabled. Power on delay is starting. | |
| C5 | Power on delay is completed. Disabling cache if any. | |
| C6 | Calculating the ROM BIOS checksum. | |
| C7 | ROM BIOS checksum passed. CMOS shutdown register test is to be performed next. | |
| C8 | CMOS shutdown register test is complete. The CMOS checksum calculation to be done next. | |
| CA | CMOS checksum calculation is done, CMOS DIAG byte is written. Next, the CMOS status register is initialized for Date and Time. | |
| CB | CMOS initialization is complete. Any initialization required before the keyboard BAT is performed next. | |
| CD | A BAT command to the keyboard controller is to be issued. | |
| CE | The keyboard BAT result was verified. Any initialization required after the keyboard controller BAT is performed next. | |
| CF | Initialization after the keyboard controller BAT is complete. A keyboard controller command byte code is to be written next. | |
| D0 | The system configuration is displayed. | |
| D1 | The keyboard controller command byte has been written. To check the INS key when pressed during power on. | |
| D2 | Check of INS key when pressed during power on was done. To disable DMA and Interrupt controllers. | |
| D3 | DMA controller #1 and #2 disabled. Interrupt controller #1 and #2 disabled. Chipset initialization and auto memory detection about to begin. | |
| D4 | Chipset initialization and auto memory detection are done. To decompress the RUNTIME code. | |
| D5 | The RUNTIME code is decompressed. | |
| DD | Transferring control to decompressed code in shadow RAM at F000:FFF0. | |
Systems | Circuit Boards | Other Products | Software | Hardware Identifier
Other Vendors | Technical Notes | Downloads | Search | Support Home Page
This document, and all
Web Site contents, Copyright ©
2000 by Cubix Corp., Carson City, NV, USA.