

MODULE REPAIR GUIDE

NO. 4

EDITED BY CUSTOMER ENGINEERING DIVISION

February 21, 1978

MODEL 2200VP SYSTEM REPAIR

1. INTRODUCTION

A tester has been designed and built, which along with a series of DEBUG PROMs, will facilitate repair of 2200VP printed circuit boards. In the future, supplements to this MRG will be published containing information dealing specifically with the repair procedure of the individual modules in the 2200VP. Sections 2 and 3 of this MRG cover the installation and operational aspects of the tester. Schematics for the tester assembly can be found at the end of this repair guide.

2. INSTALLATION

2.1 EQUIPMENT REQUIRED

<u>Qty.</u>	<u>Part #</u>	<u>Description</u>
1	190-0718	Tester Assembly with cables

2.2 PROCEDURE

Remove the first Control Memory board (210-6788 PCB in the fourth PCB location from the heat sink) from the CPU and insert it into the location provided on the lightboard (Ref. 210-7139 schematic). Install the seven 24 pin lightboard cables into their appropriate locations on the 210-7138 Interface board (the number on the cable coincides with the number of the jack that it is to be connected to), then install the 7138 in the CPU in the location previously occupied by the 210-6788 PCB. Remove the 210-6790 from the CPU and connect the 16 pin lightboard cable to J1, then reinstall the 6790 in the CPU.

WANG

LABORATORIES, INC.

ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01861. TEL. (617) 881-4111. TWX 710 343-8789. TELEX 94-7421

Printed in U.S.A.

NOTE:

Pin 1 of each lightboard cable must plug into
pin 1 of each female connector.

Cont. Mem.

Interface

210-7138

CABLE # (PART #)

210-7139

J1	1	(220-3038)
J2	2	(220-3037)
J3	3	(220-3037)
J4	4	(220-3036)
J5	5	(220-3035)
J6	6	(220-3018)
J7	7	(220-3018)

J10
J6
J9
J8
J5
J4
J7

210-6790

J1 N/A (220-3000)

J11

Before attempting to operate the system, ensure the power supply regulated voltages are at their proper levels by checking them at the lightboard (connectors 1 and 3 of the 210-6788). Reference 6788 schematic for pin locations.

After the lightboard has been installed and the voltages checked, a simple test should be performed to ensure proper operation. An example of such a test follows:

SWITCH	POSITION
IC/PC.....	UP
CM/SWITCHES....	DOWN
COMPARE.....	DOWN
RUN/STEP.....	UP
A ₁₅ -A ₀	DOWN
R ₂₃ -R ₀	HEX 5CXXXX

Toggle ROM bit switches R₂-R₁₇ one at a time and observe the memory address indicators A₁₅-A₀. One and only one indicator

should come on for each ROM bit selected. The ROM bits with the corresponding address indicators that they activate are:

R:	8	9	10	11	12	13	14	15	16	17	2	3	4	5	6	7
A:	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

A 2200VP diagnostic should also be loaded from the system platter and run to ensure proper operation of the system. For normal operation of the 2200VP, all the toggle switches on the lightboard should be down with the exception of the RUN/STEP switch which should be in the RUN position and the ROM switch (CM/SWITCHES) which should be in the CM position.

3. OPERATION

3.1 LIGHT INDICATORS

Each set of light indicators (labeled accordingly) represent the following:

- 1) Control memory output ($R_{23}-R_0$)
- 2) Memory address ($A_{15}-A_0$)
- 3) K register (K_7-K_0)

3.2 ROM BIT AND ROM SWITCHES

Indicators $R_{23}-R_0$ (see above) can also represent a manually set ROM instruction, to be used in lieu of (supersedes) the control memory outputs. Such manually introduced commands to the CPU are set on the ROM bit switches located directly below the indicators. Placing the switch in the up position activates the corresponding bit. The ROM switch, labeled CM/SWITCHES, must be in the down position to allow the ROM bit switches to control the CPU.

3.3 RUN/STEP AND STEP PUSHBUTTON SWITCHES

With the RUN/STEP switch in the STEP position, the CPU will complete one cycle each time the STEP pushbutton is depressed. When the RUN/STEP switch is in the RUN mode, and the STEP pushbutton is depressed once, the CPU begins to cycle continuously.

3.4 ADDRESS SELECT SWITCH

The memory address indicators ($A_{15}-A_0$) are capable of displaying either the Data Memory or the Control Memory address. The type displayed is determined by the address select switch, labeled IC/PC, where PC is Data Memory and IC the Control Memory.

3.5 ADDRESS BIT AND COMPARE SWITCHES

The address bit switches located directly beneath indicators $A_{15}-A_0$ operate in conjunction with the COMPARE switch. Once the type of address has been selected (Ref. Sec. 3.4) and any desired memory address set by placing the corresponding address bit switches in the up position, the COMPARE switch may be turned on (up for compare) allowing the lightboard to stop the microprogram at the designated address when it is reached. The microprogram may be continued by depressing the step pushbutton and it will only STOP if the designated memory address is accessed again. The compare feature allows for internal observation at a certain point in the microprogram without having to step through the preceding instructions of the program.

3.6 WRITE SWITCH

Not applicable to 2200VP at this time.

MODULE REPAIR GUIDE

EDITED BY CUSTOMER ENGINEERING DIVISION

NO. 4.1

6789 MEMORY CONTROL REPAIR

February 21, 1978

1. INTRODUCTION

This MRG covers the repair procedure for the 210-6789 Memory Control PCB in the 2200VP. Section 2 introduces the use of DEBUG PROMs, section 3 contains the complete debug microprogram with explanation while section 4 is an abbreviated form of the program which is very helpful in troubleshooting.

NOTE:

It is not necessary to install the 210-6788 Control Memory board in the tester when using the PROM microcode for testing. The 210-6788 Control Memory need only be inserted when loading BASIC.

2. GENERAL

A set of DEBUG PROMs is now available which can replace the BOOTSTRAP PROMs on the 210-6789 PCB. These PROMs, however, are not capable of allowing the 2200VP to operate normally. Their primary purpose is to exercise the circuitry of the 6789 memory control board and, if a failure is present, to provide a microprogram that is simple and easy to follow and to identify a hardware problem with the aid of a lightboard. Reference MRG #4 for installation and operational aspects of the lightboard.

The locations for the DEBUG PROMs are as follows:

<u>PCB</u>	<u>Location</u>	<u>PROM #</u>
6789	L27	378-2156
6789	L28	378-2157
6789	L29	378-2158

Printed in U.S.A.

WANG

LABORATORIES, INC.

ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01881, TEL. (617) 851-4111, TWX 710 343-6769, TELEX 94-7421

The program will start to run at POWER ON and will stop if an error is detected. To restart the program, key RESET.

3. 210-6789 DEBUG MICROPROGRAM

The program has two major functions. The first concerns the control memory parity error generation circuit (the entire left half of the schematic). At locations 8004 and 8005 of the program, a parity error is purposely generated to insure that error detection is possible. Other than at the two test locations, the circuitry and program operate as they normally would, that is, decoding the ROM bits and setting a hardware trap (address 8000) if parity is incorrect.

There are four valid combinations of ODD 1, ODD 2 and ODD 3. If one and only one is high, or if all three are high, no parity error is generated. Test locations 8004 and 8005 generate two different invalid combinations of ODD 1-3. If a parity error is not detected at these locations, the program will hang up by executing a continuous branch to the incorrect address. If an error is generated at 8004 and 8005, the microprogram will continue on with no error being displayed. If at any address other than the test locations parity is incorrect, a message will be displayed including the address at which the error occurred. EXAMPLE: *** PECM 8103 ***

In order to find the malfunction, it may be helpful to isolate the ROM bit latches (L36-L40) from the rest of the circuitry. This can be done by manually setting the ROM bit switches to perform the instruction that generated the bad parity. The switches are connected to the outputs of the ROM bit latches, therefore, L36-40 will not be involved. If the problem cannot be found in this manner, the program can be rerun and stopped at the address that generated the error and the circuitry traced (Ref. COMPARE function, Section 3.5).

The program's second function is to check the CH, CL register (L21-L24) along with the data memory parity error generation circuitry. To accomplish this, HEX (5A) is written into the first ten data memory locations and then read back into CH, CL. If there is a parity error, a hardware trap (address 8002) will be executed and the address of the bad location displayed. EXAMPLE: *** PEDM 0002 ***. If no parity error is detected, the data that is in CH, CL is checked for integrity. If the data is incorrect, an error message will be displayed specifying whether CH or CL is bad and what the data was. EXAMPLE: *** CL ERROR: 5A WAS 5B ***. Upon completion of HEX (5A) being read correctly, the data is complimented (A5) and the test is rerun.

After CH, CL and PEDM have been checked, HEX (5A) is written into Control Memory at location 0001, and then read back and tested for data integrity. If the data is incorrect, a PECM will be detected at 0001 or an error message will be displayed (** WCM OR RCM FAILURE ***) stating that there was a failure when either writing to or reading from Control Memory. The purpose of this test is to check LOP (Long Operation). The loop count is incremented after LOP has been successfully tested.

If a PEDM was detected, L41 pin 3 can be grounded, overriding the hardware trap, thus allowing the data integrity check to be performed. This may point out a failing bit in the CH, CL register. If the test runs successfully with PEDM grounded, the failure is in the error generation circuitry itself.

4. ABBREVIATED DEBUG MICROPROGRAM

The following is a sectionalized breakdown of the debug program. Each section is listed in the order that it is performed. The list is only composed of portions of the program that are accessed if the unit is operating correctly (i.e., error routines are not included). The addresses listed are also in the order that they are accessed.

To locate the step in the program that is failing, the COMPARE function should be utilized. An address somewhere in the middle of the program should be selected as the stopping point. If the program does indeed reach and stop at the selected address, it can be assumed that everything is operating properly up to that point in the program. If the address is not reached, simply back track through the program using the addresses listed in the abbreviated program as stopping points until the last accessed step is found. Once the section in which the failure occurs has been found, the complete listing of the microprogram can be referenced to help determine the exact failure location.

1. Power on hardware trap (8003)
Reset hardware trap (8001)
2. Clear screen (8059-805B, 804C-8052, 805C-8062)
3. Generate bad parity and test (8004, 8000, 8014-8019)
4. Generate bad parity and test (8005, 8000, 8014-801C)
5. Initialize loop count (8063-8066)
6. Clear CH/CL parity bits (8053-8058, 8067)
7. Display "WRITE 5A" (8068-8078)
8. Write data (8079-807F)
9. Display "READ 5A" (8080-808E)
10. Read data (808F-8095)
11. Write data (8096-809A)
12. Display "WRITE A5" (809B-80AD)
13. Display "READ A5" (80AE-80BB)
14. Read data (80BC-80C1)
15. Test write and read Control Memory (80C2-80CD)
16. Increment loop count and display (80CE-80D8)
17. Repeat sequence #7-#16

```

8000 1 ORG 8000
8000 1 1 B
8000 1 2 PE24
8014 2 MASTINIT
8001 2 3 PE8
8059 3 MASTINIT
8001 3 4 B
8059 3 5 B
8002 4 BDPARY
804A 4 B
8003 5 BDPARY
8059 5 B
8004 6 BDPARY
8004 6 B
8005 7 BDPARY
8005 7 B
8006 8 OBSSP
208EOF 8 MVI
8007 9 OBSTROBE
E8078D 9 BFL
8008 10 C10
978200 10 20
8009 11 B
5C4EB0 11 DELAY5
800A 12 PRTBYT1
C80C21 12 BLER
800B 13 A1
AC0272 13 F2,K
800C 14 MV
200E02 14 OBSROBE
800D 15 B
DC0780 15 OUTPUT HEX CHARACTER
800E 16 PRTBYTE
A0C19F 16 MVI
800F 17 MVI
20C30F 17 30,F3
8010 18 SHHH
8C4203 18 PRTBYT1
8011 19 SB
D40A80 19 F0,F3,F2
8012 20 SHHL
084203 20 PRTBYT1
8013 21 B
5C0A80 21 PE24
8014 22 TSP
8D800F 22 OR
8015 23 MVX
800FFF 23 24
8016 24 PHPL,PHPL
0200E8 24 BDPARY
8017 25 LPI
1D0004 25 F1,PH,*+5
8018 26 BNR
D81D19 26 F0,PL,BDPARY1
8019 27 BER
500508 27 LPI
801A 28 BNR
9D0005 28 BDPARY1
801B 29 F1,PH,*+2
D81D19 29 F0,PL,DLOOP
801C 30 BER
506308 30 RESTORE FAILING IC LOCATION
801D 31 MVX
0208E0 31 C'C',F1
801E 32 MVI
21013F 32 SYSPE
801F 33 SB
542080 33 C'P',F3
8020 34 MVI
21430F 34 C'E',F2
8021 35 MVI
21025F 35 C'M',F0
8022 36 SB
2100DF 36 ENABLE5
8023 37 MVI
544C80 37 01,K
8024 38 OBSTROBE
200E1F 38 20,K
8025 39 MVI
540780 39 00,F4
8026 40 SPACE
208EOF 40 SPACEDOUT SB
8027 41 MVI
A0040F 41 00,F4
8028 42 SPACEOUT SB
540780 42

```

5

		BUMP COUNT	
8029	98C44F	43	43
802A	FC2854	8028	44
802B	200E1F	8007	45
802C	540780	46	45
802D	208EAF	47	47
802E	540780	8007	48
802F	540780	8007	49
8030	540780	8007	50
8031	D40680	8006	51
8032	A00E03	52	52
8033	540780	8007	53
8034	200E02	54	54
8035	540780	8007	55
8036	200E01	56	56
8037	540780	8007	57
8038	A00E00	58	58
8039	540780	8007	59
803A	D40680	8006	60
803B	200009	61	61
803C	540E80	800E	62
803D	A00008	63	63
803E	540E80	800E	64
803F	D40680	8006	65
8040	208EAF	66	66
8041	540780	8007	67
8042	540780	8007	68
8043	540780	8007	69
8044	544680	8046	70
8045	DC4580	8045	71
8046	200EDF	72	72
8047	540780	8007	73
8048	A00EAF	74	74
8049	DC0780	8007	75
804A	A1014F	76	76
804B	542080	8020	77
804C	A00E5F	78	78
804D	178C00	79	79
804E	544F80	804F	80
804F	D45080	8050	81
8050	200F0F	82	82
8051	200F0F	83	83
8052	87800F	84	84

AC , 1 F4 , F4
 BNEH 5,F4 , SPACEOUT
 MVI 01 , K
 SB OBSTROBE
 C'* , K
 SB OBSTROBE
 SB OBSTROBE
 SB OBSTROBE
 SB OBSSP
 SPACE
 P
 E
 M EITHER C OR D
 SB OBSTROBE
 F2 , K
 SB OBSTROBE
 F1 , K
 SB OBSTROBE
 F0 , K
 SB OBSTROBE
 SB OBSSP
 PH , FO
 PRBTY
 PL , FO
 PRBTY
 OBSSP
 SPACE
 C'* , K
 SB OBSTROBE
 SB OBSTROBE
 SB OBSTROBE
 CR / LF
 *
 OD , K
 SB OBSTROBE
 MVI OA , K
 B
 MVI C'D' , F1
 SB SYSPE
 5 , K
 CIO
 OC0
 *+1
 SB
 NOP
 NOP
 SR

K=005
 ADDRESS BUS STROBE

8053 AA4DFD		85	CLEARPB	ANDI	9F,SH,SH	SET HALT/STEP OFF
8054 992000	0000	86	86	LPI,W1	0000	
8055 193000	0000	87	87	LPI,W2	0000	
8056 991000	0000	88	88	LPI,R	0000	
8057 AA4DFD		89	89	ANDI	9F,SH,SH	
8058 87800F	90	90	90	SR		INHIBIT INPUTS,TRAPS
8059 220DBD	91	91	91	MASTINIT ORI	8B,SH,SH	
805A AA4DFD		92	92	ANDI	09F,SH,SH	
805B 544C80	804C	93	93	SB	ENABLE5	ENABLE CRT
805C A00E5F		94	94	MVI	05,K	
805D 178C00		95	95	CIO	0C0	SEND ABS
805E E85E8D	805E	96	96	BFL	8,SH,*	WAIT FOR READY
805F A00E3F		97	97	MVI	03,K	
8060 978200		98	98	CIO	20	CLEAR SCREEN
8061 E8618D	8061	99	99	BFL	8,SH,*	WAIT FOR READY
8062 DC0480	8004	100	100	B	BDPARY	BRANCH TO TEST PECM
8063 190000	0000	101	101	DLOOP	LPI	CLEAR PCS
8064 81803F		102	102	TPA	,0,3	INITIALIZE LOOP COUNT
8065 2B8CFC		103	103	ANDI	0EF,SL,SL	SET FLAG TO CRT
8066 D45380	8053	104	104	SB	CLEARPB	CLEAR CH/CL PARITY BITS
8067 29CDFD		105	105	ANDI	7F,SH,SH	SET NO TRAP OFF
8068 214E7F		106	106	W	C'R',K	
8069 540780	8007	107	107	SB	OBSTROBE	
806A 214E2F		108	108	MVI	C'R',K	
806B 540780	8007	109	109	SB	OBSTROBE	
806C 210E9F		110	110	MVI	C'I',K	
806D 540780	8007	111	111	SB	OBSTROBE	
806E 214E4F		112	112	MVI	C'T',K	
806F 540780	8007	113	113	SB	OBSTROBE	
8070 210E5F		114	114	MVI	C'E',K	
8071 540780	8007	115	115	SB	OBSTROBE	
8072 208E0F		116	116	MVI	20,K	
8073 540780	8007	117	117	SB	OBSTROBE	
8074 A0CE5F		118	118	MVI	35,K	
8075 540780	8007	119	119	SB	OBSTROBE	
8076 A10E1F		120	120	MVI	C'A',K	
8077 540780	8007	121	121	SB	OBSTROBE	
8078 544680	8046	122	122	SB	CR/LF	WRITE 5
8079 190000	0000	123	123	LPI	0000	CLEAR PCS
807A A0010F		124	124	MVI	00,F1	
807B 2000AF		125	125	MVI	0A,FO	SET COUNT
807C A142AF		126	126	MVI	5A,F2	SET DATA

807D 002FE2		127	FLOOD	OR,W1	+,F2,	
807E 002FE2		128	128	OR,W1	+,F2,	
807F D87D08	807D	129	129	BNR	FO,PL,FLOOD	BRANCH () END
8080 190000	0000	130	130	LPI	0000	SET UP READ FOR 0000
8081 214E2F		131	131	MVI	C'R',K	
8082 540780	8007	132	132	SB	OBSTROBE	R
8083 210E5F		133	133	MVI	C'E',K	
8084 540780	8007	134	134	SB	OBSTROBE	RE
8085 A10E1F		135	135	MVI	C'A',K	
8086 540780	8007	136	136	SB	OBSTROBE	REA
8087 A10E4F		137	137	MVI	C'D',K	
8088 540780	8007	138	138	SB	OBSTROBE	READ
8089 208E0F		139	139	MVI	20,K	
808A 540780	8007	140	140	SB	OBSTROBE	SPACE
808B A0CE5F		141	141	MVI	35,K	
808C 540780	8007	142	142	SB	OBSTROBE	READ 5
808D A10E1F		143	143	MVI	C'A',K	
808E 540780	8007	144	144	SB	OBSTROBE	READ 5A
808F A01F0F		145	145	READY	ORI,R	5A READ INTO CH/CL
8090 01840F		146	146	TPA+2	,00	
8091 8B800F		147	147	TAP	,00	
8092 58E22B	80E2	148	148	BNR	F2,CH,ERRORCH	BR IF ERROR
8093 D8DE2A	80DE	149	149	BNR	F2,CL,ERRORCL	BR IF ERROR
8094 588F08	808F	150	150	BNR	FO,PL,READ1	BR () END
8095 D45380	8053	151	151	SB	CLEARPB	CLEAR CH/CL PARITY BITS
8096 190000	0000	152	152	LPI	0000	CLEAR PCS
8097 A2825F		153	153	MVI	0A5,F2	SET DATA
8098 002FE2		154	154	FLOOD2	OR,W1	WRITE DATA
8099 002FE2		155	155	OR,W1	+,F2,	
809A 589808	8098	156	156	BNR	+,F2,	WRITE DATA
809B 190000	0000	157	157	LPI	FO,PL,FLOOD2	BR () END
809C 544680	8046	158	158	SB	0000	CLEAR PCS
809D 214E7F		159	159	MVI	CR/LF	
809E 540780	8007	160	160	SB	C'W',K	
809F 214E2F		161	161	MVI	C'R',K	
80A0 540780	8007	162	162	SB	OBSTROBE	WR
80A1 210E9F		163	163	MVI	C'I',K	
80A2 540780	8007	164	164	SB	OBSTROBE	WRI
80A3 214E4F		165	165	MVI	C'T',K	
80A4 540780	8007	166	166	SB	OBSTROBE	WRIT
80A5 210E5F		167	167	MVI	C'E',K	
80A6 540780	8007	168	168	SB	OBSTROBE	WRITE

80A7 208EOF	169	169	MVI	20, K
80A8 540780	8007	170	SB	OBSTROBE
80A9 A10E1F		171	MVI	C'A', K
80AA 540780	8007	172	SB	OBSTROBE
80AB AOCE5F		173	MVI	35, K
80AC 540780	8007	174	SB	OBSTROBE
80AD 544680	8046	175	SB	CR/LF
80AE 214E2F		176	MVI	C'R', K
80AF 540780	8007	177	SB	OBSTROBE
80B0 210E5F		178	MVI	C'E', K
80B1 540780	8007	179	SB	OBSTROBE
80B2 A10E1F		180	MVI	C'A', K
80B3 540780	8007	181	SB	OBSTROBE
80B4 A10E4F		182	MVI	C'D', K
80B5 540780	8007	183	SB	OBSTROBE
80B6 208EOF		184	MVI	20, K
80B7 540780	8007	185	SB	OBSTROBE
80B8 A10E1F		186	MVI	C'A', K
80B9 540780	8007	187	SB	OBSTROBE
80BA AOCE5F		188	MVI	35, K
80BB 540780	8007	189	SB	OBSTROBE
80BC A01F0F		190	READ2	0, R
80BD 01840F		191	191	TPA+2 ,0
80BE 8B800F		192	192	TAP ,0
80BF 58E22B	80E2	193	BNR	F2, CH, ERRORCH
80C0 D8DE2A	80DE	194	BNR	F2, CL, ERRORCL
80C1 58BC08	80BC	195	BNR	F0, PL, READ2
80C2 2140AF		196	MVI	SA, FO
80C3 A2815F		197	MVI	0A5, F1
80C4 1B4A5A	SASA	198	LPI	5A5A
80C5 A14EAFF		199	MVI	5A, K
80C6 81800F		200	TPA	,00
80C7 990001	0001	201	LPI	0001
80C8 54D980	80D9	202	SB	WCM
80C9 990001	0001	203	LPI	0001
80CA 54DC80	80DC	204	SB	RCH
80CB 59191E	8119	205	BNR	F1, K, CMERROR
80CC 591909	8119	206	BNR	F0, PH, CMERROR
80CD D91908	8119	207	BNR	F0, PL, CMERROR
80CE 190CE	0000	208	LPI	0000
80CF 8B803F		209	TAP ,03	RETRIEVE LOOP COUNT
80DD 9AC8E8		210	ACK, 1	INCREMENT LOOP COUNT
			DD, PHPL, PHPL	

80D1	81803F	211	211	TPA	'03	
80D2	2B8CFC	212	212	ANDI	0EF,SL,SL	
80D3	D51080	213	213	SB	DISPLOOP	
80D4	200EDF	214	214	MVI	0D,K	
80D5	540780	2007	215	SB	OBSTROBE	
80D6	200E1F	216	216	MVI	01,K	
80D7	540780	8007	217	SB	OBSTROBE	
80D8	DC6880	8068	218	B	WRITE5A	
80D9	05800F	219	219	WCM	TPS	
80DA	8B800F	220	220	TAP	,00	
80DB	078400	221	221	SR,WCM	,	
80DC	05800F	222	222	RCM	TPS	
80DD	8788600	223	223	SR,RCM	,	
80DE	81822F	224	224	ERRORCL	TPA+1	
80DF	A0070A	225	225	MV	C'L,F7	
80E0	A106CF	226	226	MVI	C'L,F6	
80E1	DCE580	80E5	227	227	B	ERROR
80E2	81822F	228	228	ERRORCH	TPA+1	
80E3	20070B	229	229	MV	C'H,F7	
80E4	21068F	230	230	MVI	C'H,F6	
80E5	544C80	804C	231	ERROR	ENABLE5	
80E6	A00E3F	232	232	MVI	03,K	
80E7	540780	8007	233	SB	OBSTROBE	
80E8	208EAFF		234	MVI	C'*!,K	
80E9	540780	8007	235	SB	OBSTROBE	
80EA	540780	8007	236	SB	OBSTROBE	
80EB	540780	8007	237	SB	OBSTROBE	
80EC	D40680	8006	238	SB	OBSSP	
80ED	210E3F		239	MVI	43,K	
80EE	540780	8007	240	SB	OBSTROBE	
80EF	A00E06		241	MV	F6,K	
80F0	540780	8007	242	SB	OBSTROBE	
80F1	D40680	8006	243	SB	OBSSP	
80F2	210E5F		244	MVI	45,K	
80F3	540780	8007	245	SB	OBSTROBE	
80F4	214E2F		246	MVI	52,K	
80F5	540780		247	SB	OBSTROBE	
80F6	540780	8007	248	SB	OBSTROBE	
80F7	210EFF		249	MVI	4F,K	
80F8	540780	8007	250	SB	OBSTROBE	
80F9	214E2F		251	MVI	52,K	
80FA	540780	8007	252	SB	OBSTROBE	

80FB A0CEAF	253	253	MVI	3A,K
80FC 540780	8007	254	SB	OBSTROBE
80FD D40680	8006	255	SB	OSSSP
80FE A00002		256	MV	F2,FO
80FF 540E80	800E	257	SB	PRTBYTE
8100 D40680	8006	258	SB	OSSSP
8101 214E7F		259	MVI	57,K
8102 540780	8007	260	SB	OBSTROBE
8103 A10E1F		261	MVI	41,K
8104 540780	8007	262	SB	OBSTROBE
8105 A14E3F		263	MVI	53,K
8106 540780	8007	264	SB	OBSTROBE
8107 D40680	8006	265	SB	OSSSP
8108 A00007		266	MV	F7,FO
8109 540E80	800E	267	SB	PRTBYTE
810A D40680	8006	268	SB	OSSSP
810B 208EAF		269	MVI	C'*,K
810C 540780	8007	270	SB	OBSTROBE
810D 540780	8007	271	SB	OBSTROBE
810E 540780	8007	272	SB	OBSTROBE
810F DD0F80	810F	273	B	*
8110 544C80	804C	274	DISPLOOP	ENABLE5
8111 D40680	8006	275	SB	OSSSP
8112 208E3F		276	MVI	C'*,K
8113 540780		277	SB	OBSTROBE
8114 D40680	8007	278	SB	OSSSP
8115 200009		279	MV	PH,FO
8116 540E80	800E	280	SB	PRTBYTE
8117 A00008		281	MV	PL,FO
8118 DC0E80	800E	282	B	PRTBYTE

			ENABLE	CRT			ENABLE	SB			ENABLE	
8119	544C80	804C	1	283	CMERROR	SB	03,K	MVI		03,K	OBSTROBE	
811A	A00E3F		2	284		MVI		SB		SB	C'*',K	CLEAR SCREEN
811B	540780	8007	3	285		MVI	*	SB		SB	OBSTROBE	*
811C	208EAF		4	286		SB	*	SB		SB	OBSTROBE	*
811D	540780	8007	5	287		SB	*	SB		SB	OBSTROBE	*
811E	540780	8007	6	288		SB	*	SB		SB	OBSTROBE	*
811F	540780	8007	7	289		SB	*	SB		SB	OBSTROBE	*
8120	D40680	8006	8	290		SB	*	SB		SB	OBSSP	SPACE
8121	214E7F		9	291		MVI		MVI		MVI	57,K	
8122	540780	8007	10	292		SB		SB		SB	OBSTROBE	
8123	210E3F		11	293		MVI		MVI		MVI	43,K	
8124	540780	8007	12	294		SB		SB		SB	OBSTROBE	C
8125	A10EDF		13	295		MVI		MVI		MVI	4D,K	
8126	540780	8007	14	296		SB		SB		SB	OBSTROBE	M
8127	D40680	8006	15	297		SB		SB		SB	OBSSP	SPACE
8128	210EFF		16	298		MVI		MVI		MVI	4F,K	
8129	540780	8007	17	299		SB		SB		SB	OBSTROBE	O
812A	214E2F		18	300		MVI		MVI		MVI	52,K	
812B	540780	8007	19	301		SB		SB		SB	OBSTROBE	R
812C	D40680	8006	20	302		SB		SB		SB	OBSSP	SPACE
812D	214E2F		21	303		MVI		MVI		MVI	52,K	
812E	540780	8007	22	304		SB		SB		SB	OBSTROBE	
812F	210E3F		23	305		MVI		MVI		MVI	43,K	
8130	540780	8007	24	306		SB		SB		SB	OBSTROBE	C
8131	A10EDF		25	307		MVI		MVI		MVI	4D,K	
8132	540780	8007	26	308		SB		SB		SB	OBSTROBE	M
8133	D40680	8006	27	309		SB		SB		SB	OBSSP	SPACE
8134	210E6F		28	310		MVI		MVI		MVI	46,K	
8135	540780	8007	29	311		SB		SB		SB	OBSTROBE	F
8136	A10E1F		30	312		MVI		MVI		MVI	41,K	
8137	540780	8007	31	313		SB		SB		SB	OBSTROBE	A
8138	210E9F		32	314		MVI		MVI		MVI	49,K	
8139	540780	8007	33	315		SB		SB		SB	OBSTROBE	I
813A	210ECF		34	316		MVI		MVI		MVI	4C,K	
813B	540780	8007	35	317		SB		SB		SB	OBSTROBE	L
813C	A14E5F		36	318		MVI		MVI		MVI	55,K	
813D	540780	8007	37	319		SB		SB		SB	OBSTROBE	U
813E	214E2F		38	320		MVI		MVI		MVI	52,K	
813F	540780	8007	39	321		SB		SB		SB	OBSTROBE	R
8140	210E5F		40	322		MVI		MVI		MVI	45,K	
8141	540780	8007	41	323		SB		SB		SB	OBSTROBE	E
8142	D40680	8006	42	324		SB		SB		SB	OBSSP	SPACE

FILE = JM89VP2 , 1/14/78 PAGE 9

8143	208EAF	43	325	MVI	C'*',K
8144	540780	8007	44	SB	OBSTROBE
8145	540780	8007	45	SB	OBSTROBE
8146	540780	8007	46	SB	OBSTROBE
8147	DD4780	8147	47	B	*

* * *

SYMBOL CROSS REFERENCE

PAGE 10

NUMBER OF LINES IN ERROR = 0 NO. OF WARNINGS = 0 NO. OF SYMBOLS = 28 OVERFLOWS = 24

SYMBOL	VALUE	DEFN	REFERENCES
BDPARY	8004	0006	0025 0100
BDPARY1	8005	0007	0027 0028
CLEARPB	8053	0085	0104 0151
CMERORR	8119	0283	0205 0206 0207
CR/LF	8046	0072	0070 0122 0158 0175
DELAY5	804E	0080	0011
DISPLOOP	8110	0274	0213
DLOOP	8063	0101	0030
ENABLE5	804C	0078	0037 0093 0231 0274 0283
ERROR	80E5	0231	0227
ERORCH	80E2	0228	0148 0193
ERORCL	80DE	0224	0149 0194
FLOOD	807D	0127	0129
FLOOD2	8098	0154	0156
MASTINIT	8059	0091	0003 0005
OBSSP	8006	0008	0051 0060 0065 0238 0243 0255 0268 0275 0278 0290 0297 0302 0309 0324
OBSTROBE	8007	0009	0015 0039 0042 0046 0048 0049 0050 0053 0055 0057 0059 0067 0068 0069 0073 0075
RCM	80DC	0222	0204
READ1	808F	0145	0150
READ2	80BC	0190	0195
SPACEOUT	8028	0042	0044
SYSPPE	8020	0034	0033 0077
WCM	80D9	0219	0202
WRITESA	8068	0106	0218
PE24	8014	0022	0002
PE8	804A	0076	0004
PRTBYT1	800A	0012	0019 0021
PRTBYTE	800E	0016	0062 0064 0257 0267 0280 0282

MODULE REPAIR GUIDE

NO.4.2

EDITED BY CUSTOMER ENGINEERING DIVISION

March 29, 1978

210-6793 TEST PROGRAM

1. INTRODUCTION

210-6793 REGISTERS AND I/O TEST PROGRAM

The 210-6793 registers and I/O test program was written to be used as a helpful aid in the troubleshooting and repair of the 6793 module.

The program utilizes "building-block techniques" of testing. That is, test the module in various steps starting with very basic testing of registers, source selectors, etc., and advance onward utilizing what is "known good" to then test other parts of the module in more detail.

Visual display is implemented wherever possible.

The test program is designed to be run exclusively out of PROM for two basic reasons:

- 1) To eliminate the complexity of having to use the bootstrap/utility PROMs for initial module troubleshooting.
- 2) Possible module failures could prevent the loading of the test program from disk or other media.

2. INSTALLATION/OPERATION

Please refer to the "Module Repair Guide #4" for information needed to install and operate equipment associated with 2200VP system repair. The only additional equipment would be the following set of debug PROMs associated with the 6793 test program.

Printed in U.S.A.

WANG

LABORATORIES, INC.

ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01851, TEL. (617) 851-4111, TWX 710 343-6789, TELEX 94-7421

PROM	BOARD	LOCATION
#1 378-2187	6789	L27
#2 378-2188	6789	L28
#3 378-2189	6789	L29

3. GENERAL TEST INFORMATION

POWER ON

As power is applied to the system, a micro trap to PROM address 8003 occurs which begins test operation.

START

Inhibit inputs and clear CRT display.

INITIAL TEST SEQUENCE

Initially a "K" is written into the K register and a check is made to insure that it did in fact get written properly. If the K register = "K" (Hex 4B), the letter "K" is displayed on the CRT. This technique is used for all file registers as well. At the successful completion of this test, the following should be displayed on the CRT:

K 0 1 2 3 4 5 6 7

If an error is detected during execution of this routine, the micro program will execute a branch to the beginning of the subtest that failed, resulting in a continuous looping operation. This is done in an effort to aid in troubleshooting.

NOTE:

If a register fails in this test phase, no print out on CRT will occur for that particular register and any registers that follow.

EXAMPLE: File register #2 fails

Print Out = K 0 1

No "2" is printed because of a failure in register #2. No other registers will be tested until the register #2 failure is gone.

At this point the program should be looping in a short routine that puts a "2" in register #2 and does a conditional branch test to check that the "2" was written properly.

INPUT SEQUENCE

After K 0 1 2 3 4 5 6 7 is printed on CRT, display stops and the micro program waits for keyboard input. This test is a visual test of input to the K register and associated logic from the keyboard. For every key struck, a character is printed on the CRT (echo mode). It is up to the operator to verify that the key struck is the character printed. By typing the alphabet and numerics 0-9, most possible bit combinations will be displayed. This test is terminated by striking the "RETURN (EXEC)" key.

TEST0-TEST9

After RETURN (EXEC) key is struck, a series of ten tests are run continuously with visual display on CRT. The sequence of events is as follows:

- 1) Print Test# on CRT.
- 2) Execute test.
- 3) If failure results, print error. Go to beginning of test and repeat operation.
- 4) If no error results, go to next test.
- 5) After completion of test 9, restart at test 0.

TEST#0 DESCRIPTION

Test 0 is a two-part test. Part 1 tests that the K register and all file registers can be cleared (=0). Part 2 tests the same registers by setting them equal to all ones (FF HEX). If a failure

results, the program will print "ERROR" on the CRT and restart at the beginning of the failing subtest. Prior to part 1, the K register was cleared and checked in a small routine labeled "START1". In this subtest if K register failed, the program will loop attempting to re-clear K.

TEST#1 DESCRIPTION

Test 1 is a test of the K register. The register is first cleared and then incremented one step at a time (00-FF HEX) continuously checking that the operation was successful. The K register was previously tested to ensure it could be cleared (all 0) as well as set to all ones (FF). The compare operation uses file register 1 to check the K register; the file register was also tested prior to this test for bits stuck hi or low (set clear). If either K register or file #1 fail, this test will print out "ERROR" and restart.

TEST#2 DESCRIPTION

This is a test of all file registers ability to be incremented from 00-FF (HEX). The K register, which is now known to be good (able to be incremented from 00-FF), is used as the comparison register. The test operates in a chain mode fashion, that is, the K register is incremented and moved into F0. Then F0 is moved to F1, F1 to F2, etc. Finally, file register 7 is compared to the K register to see if all registers were written properly. If a failure results, the program will restart.

TEST#3 DESCRIPTION

This test clears the SH register and the SL register and checks that both registers are, in fact, clear.

NOTE:

The SH register ready bit (SH=08 HEX) is masked out because it is randomly set by I/O devices.

TEST#4 DESCRIPTION

This is a test of the SL register's ability to be stepped from 00 to FF (HEX) one step at a time comparing it to file register 2 which was previously tested. Any error will restart this test.

TEST#5 DESCRIPTION

This is a test of the SH register's ability to be stepped from 00 to FF (HEX) one step at a time, comparing it to file register 0 which was previously tested. A fairly complex mask compare operation is performed due to the ready bit problem. Any error will restart this test.

TEST#6 DESCRIPTION

This test is very similar to Test#2 with the exception that it incorporates the SL register in the chain mode testing.

TEST#7 DESCRIPTION

This test fills file registers 0-7 with several worst case patterns and checks to see that they were written properly.

F0=5A	F4=AA
F1=A5	F5=A5
F2=5A	F6=5A
F3=55	F7=A5

These patterns are generated by multiple shift operations and moved into the appropriate registers.

TEST#8 DESCRIPTION

This test moves four worst case patterns through all eight file registers and checks to see that only one register was altered at a time. The following is an example using F0:

F0 initial value=5A. In the first move F0 goes to an A5, the second move F0 goes to 55, the third move F0 goes to AA and finally the fourth move puts the 5A back in F0. At this time, a check is performed to see if any other registers were altered.

TEST#9 DESCRIPTION

This test writes one location in control memory and reads the same location, checking to see that it was written properly. The purpose of this test is to exercise some previously untested inputs to the registers through source selectors (on the read control memory instruction, registers K, PH, PL are used as input registers and during the write control memory instruction they are used as output registers).

PARITY ERRORS

The program has the ability to detect and display both control memory and data memory parity errors on the CRT. The address that is displayed on the CRT, when either error occurs, is decremented by 1. Thus if a parity error occurs, the print out address is the last valid instruction. The next instruction is the instruction that caused the error.

After the error is printed on the CRT, the program hangs in a branch-on-self routine, waiting for reset to be struck on keyboard.

RESET

If at any time during execution the program gets hung, the reset key may be struck which will restart the program at the very beginning.

```

1          1          ORG      8000      8000      8000
1          2          B        PE24      START
1          2          B        START
1          3          B        PE8      START
1          3          B        *      START
1          4          B        *      *
1          4          B        *      *
1          5          B        *      *
1          5          B        *      *
1          6          B        *      *
1          6          B        *      *
1          7          B        *      *
1          7          B        *      *
1          8          B        *      *
1          8          B        *      *
1          9          B        *      *
1          9          B        *      *
1         10          B        *      *
1         11          B        *      *
1         11          B        *      *
1         12          B        *      *
1         12          B        *      *
1         13          B        *      *
1         13          B        *      *
1         14          B        *      *
1         14          B        *      *
1         15          B        *      *
1         15          B        *      *
1         16          B        *      *
1         16          B        *      *
1         17          B        *      *
1         17          B        *      *
1         18          B        *      *
1         18          B        *      *
1         19          B        *      *
1         19          B        *      *
1         20          B        *      *
1         21          START    SB       INIT
1         22          MVI     4B,K    CONTROL MEMORY PARITY ERROR TRAPS HERE
1         22          BNEL   0B,K,*-1  RESET TRAPS HERE
1         23          BNEH   04,K,*-2  DATA MEMORY PARITY ERROR TRAPS HERE
1         23          SB     OBSTROBE POWER ON TRAPS HERE
1         24          MVI     30,F0   BRANCH SELF SHOULD NEVER HAVE GOTTEN HERE
1         24          BNEL   00,F0,*-1
1         25          MVI     03,F0,*-2
1         25          SB     OBSTROBE
1         26          MVI     F0,K    CLEAR SCREEN DISPLAY INPUTS
1         26          BNEL   01,F1,*-1
1         27          MVI     03,F1,*-2
1         27          BNEL   02,F2,*-1
1         27          SB     OBSTROBE
1         28          MVI     31,F1   PUT HEX "K" IN REG. K
1         28          BNEL   01,F2,*-1
1         29          MVI     03,F2,*-2
1         29          BNEL   02,F3,*-1
1         30          MVI     33,F3   PRINT "K" ON CRT
1         30          BNEL   03,F3,*-2
1         31          MVI     F1,K    PUT HEX "0" IN F0
1         31          BNEL   00,F0,*-1
1         32          MVI     F2,K    CHECK FO LOW =00
1         32          BNEL   01,F1,*-1
1         33          MVI     34,F3   CHECK FO HIGH =03
1         33          BNEL   02,F2,*-1
1         34          MVI     35,F3   PUT FO IN K
1         34          BNEL   03,F3,*-2
1         35          MVI     F1,K    PRINT "0" ON CRT
1         35          BNEL   04,F4,*-1
1         36          MVI     36,F4   PUT "1" IN F1
1         36          BNEL   05,F5,*-1
1         37          MVI     37,F5   LOW HALF F1=01?
1         37          BNEL   06,F6,*-1
1         38          MVI     38,F6   HIGH HALF F1=03
1         38          BNEL   07,F7,*-1
1         39          MVI     39,F7   PUT F1 IN K
1         39          BNEL   08,F8,*-1
1         40          MVI     40,F8   PRINT "1" ON CRT
1         40          BNEL   09,F9,*-1
1         41          MVI     41,F9   PUT "2" IN F2
1         41          BNEL   0A,FA,*-1
1         42          MVI     42,FA   LOW F2=02?
1         42          BNEL   0B,FB,*-1
1         43          MVI     43,FB   PUT F2 IN K
1         43          BNEL   0C,FC,*-1
1         44          MVI     44,FC   PRINT "2" ON CRT
1         44          BNEL   0D,FD,*-1
1         45          MVI     45,FD   PUT "3" IN F3
1         45          BNEL   0E,FE,*-1
1         46          MVI     46,FF   LOW F3=03?
1         46          BNEL   0F,FF,*-1
1         47          MVI     47,FF   HIGH F3=03?
1         47          BNEL   0A,00,*-1
1         48          MVI     0B,00   PUT F3 IN K
1         48          BNEL   0C,00,*-1
1         49          MVI     0D,00   PRINT "3" ON CRT

```

```

8029 20C44F      46      34,F4
802A 782944      47      BNEL   04,F4,*-1
802B 7C2934      48      BNEH   03,F4,*-2
802C 200E04      49      MV    F4,K
802D 556080      50      SB    OBSTROBE
802E 20C55F      51      MV    35,F5
802F F82E55      52      BNEL   05,F5,*-1
8030 7C2E35      53      BNEH   03,F5,*-2
8031 A00E05      54      MV    F5,K
8032 556080      55      SB    OBSTROBE
8033 20C66F      56      MV    36,F6
8034 F83366      57      BNEL   06,F6,*-1
8035 7C3336      58      BNEH   03,F6,*-2
8036 A00E06      59      MV    F6,K
8037 556080      60      SB    OBSTROBE
8038 20C77F      61      MV    37,F7
8039 783877      62      BNEL   07,F7,*-1
803A 7C3837      63      BNEH   03,F7,*-2
803B 200E07      64      MV    F7,K
803C 556080      65      SB    OBSTROBE
803D 556A80      66      SB    CRLF
803E A00D0F      67      INTEST MVI  00,SH
803F 200E1F      68      MV1  01,K
8040 555980      69      SB    ENABLE
8041 68412D      70      INPUT BFL  2,SH,*
8042 7845DE      71      MV    BNEL   0D,K,*+3
8043 7C450E      72      BNEH   0,K,*+2
8044 DC4A80      73      START0
8045 A0000E      74      MV    K,FO
8046 D55880      75      SB    ENABLES
8047 A00E00      76      MV    F0,K
8048 556080      77      SB    OBSTROBE
8049 DC3E80      78      B    INTEST
804A D56480      79      START0 SB
804B A00EOF      80      *    INIT
804C 20000F      81      *    *
804D FC4B0E      82      START1 MVI  00,K
804E 784B0E      83      83    MVI  00,F0
804F D84B0E      84      84    BNEH   00,K,*-2
8050 9D0050      85      85    BNEL   00,K,*-3
8051 05800F      86      86    BNR    F0,K,*-4
8052 20C00F      87      87    TEST0 LPI
8053 05800F      88      88    TPS
8054 20C00F      89      89    TPS
8055 05800F      90      90    MVI
                                         PRINT "4" ON CRT
                                         PUT "4" IN K
                                         PRINT "4" ON CRT
                                         PUT "5" IN F5
                                         LOW F5=05?
                                         HIGH F5=03?
                                         PUT F5 IN K
                                         PRINT "5" ON CRT
                                         PUT "6" IN F6
                                         LOW F6=06?
                                         HIGH F6=03?
                                         PUT F6 IN K
                                         PRINT "6" ON CRT
                                         PUT "7" IN F7
                                         LOW F7=07?
                                         HIGH F7=03?
                                         PUT F7 IN K
                                         PRINT "7" ON CRT
                                         CARRIAGE RETURN LINE FEED TO CRT
                                         CLEAR SH TO ENABLE INPUT
                                         ENABLE KEYBOARD INPUT
                                         SELECT KEYBOARD AS INPUT CHANNEL
                                         WAIT FOR INPUTTED CHARACTER
                                         CHECK TO SEE IF CHARACTER IS A CARRIAGE RETURN
                                         IF IT IS THEN GO TO NEXT TEST, IF NOT NEXT KEY
                                         NEXT TEST
                                         MOVE CHAR. INPUT TO FO
                                         ENABLE OUTPUT TO CRT
                                         PUT CHAR. BACK NOW
                                         PRINT KEY STRUCK
                                         GET NEXT KEY
                                         INHIBIT INPUTS , DISABLE TRAPS
                                         0 KREG AND CHECK THAT IT IS CLEARED
                                         0 FILE REG 0
                                         CHECK K REG = 0
                                         CHECK F0 = 0
                                         PUSH TEST ADDRESS ON STACK. TEST REGS. CAN BE CLEAR

```



```

8080 F483F1    8083   136   BEQH   OF,F1,*+3
8081 AC0111    137   137   AI     01,F1,F1
8082 5C7D80    807D   138   B      LOOP
8083 200FF0F   139   139   NOP   *
8084 9D0084    8084   140   TEST2  TEST ALL FILE REGS. CHAIN MODE INCREMENT 00-FF
8085 05800F    141   141   LPI   *
8086 A0C02F    142   142   TPS   32,FO
8087 D57A80    817A   143   143   SB    PRINT TEST#2 ON CRT
8088 A00E0F    144   144   MVI   00,K
8089 A0000E    145   145   LOOP1  INCR AND CHECK ALL FILE REGS.
808A A00100   146   146   MV    K,F0
808B 0202E0    147   147   MVX   F0,F1
808C 8204E2    148   148   MVX   F1F0,F3F2
808D 0206E4    149   149   MVX   F3F2,F5F4
808E 598A7E    818A   150   BNR   F5F4,F7F6
808F F891FE    8091   151   BNEL  F7,K,ERROR
8090 7495FE    8095   152   BEQH  OF,K,*+2
8091 ACOE1E    153   153   MVX   OF,K,*+5
8092 200FF0F   154   154   NOP   IF LAST PATTERN GO TO NEXT TEST
8093 200FF0F   155   155   NOP   01,K,K
8094 DC8980    8089   156   BNEH  AI
8095 200FF0F   157   157   NOP   ,
8096 DC9780    8097   158   BNEH  LOOP1
8097 1D0097   159   159   *    NEXT PATTERN TEST
8098 05800F   160   160   *    TEST3
8099 20C03F   161   161   *    *
809A D57A80   162   162   *    *
809B 190000   163   163   TEST3  THIS TEST CLEARS SH AND SL AND CHECKS
809C 020CE8   164   164   LPI   *
809D 20000F   165   165   TPS   33,FO
809E 598A0C   166   166   MVI   PRINT TEST#3
809F 689F8D   167   167   SB    00
80A0 F98A8D   168   168   LPI   PHPL,SHSH
80A1 FD8A0D   169   169   MVX   00,F0
80A2 1D00A2   170   170   BNR   F0,SL,ERROR
80A3 05800F   171   171   BFL   8,SH,* CLEAR ALL BUT READY BIT IN SH
80A4 A0C04F   172   172   BNEL  SL=0?
80A5 D57A80   173   173   BNEH  MASK OUT READY BIT AFTER IT SETS AND TEST SH=0
80A6 A0020F   174   174   *    08,SH,ERROR
80A7 A00C02   175   175   LPI   00,SH,ERROR
80A8 05800F   176   176   TPS   *
80A9 A0C04F   177   177   TEST4  PRINT TEST#4 ON CRT
80A5 D57A80   178   178   SB    STEP SL 00-FF AND CHECK COMPARE WITH F2
80A6 A0020F   179   179   MVI   00,F2
80A7 A00C02   180   180   LOOP2  F2,SL

```


80D3	1D00D3	80D3	1	227	TEST7	LPI	*
80D4	05800F		2	228	TPS	37,FO	
80D5	A0C07F		3	229	MVI	TEST#	
80D6	D57A80	817A	4	230	SB	PUT "5A" IN F0	
80D7	2140AF		5	231	MVI	PUT "A5" IN F1	
80D8	A2815F		6	232	MVI	0A5,F1	
80D9	A0020F		7	233	MVI	00,F2	
80DA	004201		8	234	SHLL	F0,F1,F2	
80DB	798AA2	818A	9	235	BNEL	0A,F2,ERROR	
80DC	FD8A52	818A	10	236	BNEH	05,F2,ERROR	
80DD	044301		11	237	SHLH	F0,F1,F3	
80DE	F98A53	818A	12	238	BNEL	05,F3,ERROR	
80DF	7D8A53	818A	13	239	BNEH	05,F3,ERROR	
80E0	884401		14	240	SHHL	F0,F1,F4	
80E1	798AA4	818A	15	241	BNEL	0A,F4,ERROR	
80E2	FD8AA4	818A	16	242	BNEH	0A,F4,ERROR	
80E3	8C4501		17	243	SHHH	F0,F1,F5	
80E4	F98A55	818A	18	244	BNEL	05,F5,ERROR	
80E5	7D8AA5	818A	19	245	BNEH	0A,F5,ERROR	
80E6	804601		20	246	SHLL	F0,F1,F6	
80E7	F98AA6	818A	21	247	BNEL	0A,F6,ERROR	
80E8	7D8A56	818A	22	248	BNEH	05,F6,ERROR	
80E9	0C4701		23	249	SHHH	F0,F1,F7	
80EA	798A57	818A	24	250	BNEL	05,F7,ERROR	
80EB	FD8AA7	818A	25	251	BNEH	0A,F7,ERROR	
			26	252	*		
			27	253	*		
			28	254	*		
			29	255	TEST8	LPI	*
80EC	1D00EC	80EC		256	TPS	,	
80ED	05800F		30	256	MVI	38,FO	
80EE	A0C08F		31	257	SB	TEST#	
80EF	D57A80	817A	32	258	MV	F1,FO	
80F0	A00001		33	259	BNR	F0,F1,ERROR	
80F1	D98A01	818A	34	260	MV	F3,FO	
80F2	200003		35	261	BNR	F0,F3,ERROR	
80F3	598A03	818A	36	262	MV	F4,FO	
80F4	A00004		37	263	BNR	F0,F4,ERROR	
80F5	D98A04	818A	38	264	MV	F6,FO	
80F6	200006		39	265	BNR	F0,F6,ERROR	
80F7	598A06	818A	40	266	MV	FILCHK	
80F8	55F080	81F0	41	267	SB		
			42	268	*		
			43	269	*		
			44	270	*		
80F9	200102		45	271	MV	F2,F1	

PRINT TEST#7
F0=5A=A5=55=AA=5A CHECK NO OTHER REGS CHANGE

F1=A5=5A=AA=55=A5

F2,F1

80FA	598A12	818A	46	272	BNR	F1,F2,ERROR
80FB	200104		47	273	MV	F4,F1
80FC	598A14	818A	48	274	BNR	F1,F4,ERROR
80FD	A00103		49	275	MV	F3,F1
80FE	D98A13	818A	50	276	BNR	F1,F3,ERROR
80FF	A00105		51	277	MV	F5,F1
8100	D98A15	818A	52	278	BNR	F1,F5,ERROR
8101	55F080	81F0	53	279	SB	FILCHK
			54	280	*	
			55	281	*	
			56	282	*	
			57	283	MV	F5,F2
8102	A00205		58	284	BNR	F2,F5,ERROR
8103	D98A25	818A	59	285	MV	F3,F2
8104	A00203		60	286	BNR	F2,F3,ERROR
8105	D98A23	818A	61	287	MV	F4,F2
8106	200204		62	288	BNR	F2,F4,ERROR
8107	598A24	818A	63	289	MV	F6,F2
8108	A00206		64	290	BNR	F2,F6,ERROR
8109	D98A26	818A	65	291	SB	FILCHK
13	810A	55F080		66	292	*
			67	293	*	
			68	294	*	
			69	295	MV	F6,F5
810B	200506		70	296	BNR	F5,F6,ERROR
810C	598A56	818A	71	297	MV	F4,F5
810D	A00504		72	298	BNR	F5,F4,ERROR
810E	D98A54	818A	73	299	MV	F3,F5
810F	200503		74	300	BNR	F5,F3,ERROR
8110	598A53	818A	75	301	MV	F7,F5
8111	A00507		76	302	BNR	F5,F7,ERROR
8112	D98A57	818A	77	303	SB	FILCHK
8113	55F080	81F0		78	304	*
			79	305	*	
			80	306	*	
			81	307	MV	F7,F6
8115	D98A67	818A	82	308	BNR	F6,F7,ERROR
8116	200603		83	309	MV	F3,F6
8117	598A63	818A	84	310	BNR	F6,F3,ERROR
8118	A00604		85	311	MV	F4,F6
8119	D98A64	818A	86	312	BNR	F6,F4,ERROR
811A	200600		87	313	MV	F0,F6
811B	598A60	818A	88	314	BNR	F6,F0,ERROR
811C	55F080	81F0	89	315	SB	FILCHK
			90	316	*	

91	317	*							
92	318	*							
811D	A00700		93	319	MV	F0,F7	F7=A5=5A=AA=55=A5		
811E	D98A70	818A	94	320	BNR	F7,F0,ERROR			
811F	200704		95	321	MV	F4,F7			
8120	598A74	818A	96	322	BNR	F7,F4,ERROR			
8121	A00703		97	323	MV	F3,F7			
8122	D98A73	818A	98	324	BNR	F7,F3,ERROR			
8123	200701		99	325	MV	F1,F7			
8124	598A71	818A	100	326	BNR	F7,F1,ERROR			
8125	55F080	81F0	101	327	SB	FILCHK			
			102	328	*				
			103	329	*				
			104	330	*				
8126	A00304		105	331	MV	F4,F3	F3=55=AA=5A=AA=55		
8127	D98A34	818A	106	332	BNR	F3,F4,ERROR			
8128	200306		107	333	MV	F6,F3			
8129	598A36	818A	108	334	BNR	F3,F6,ERROR			
812A	A00307		109	335	MV	F7,F3			
812B	D98A37	818A	110	336	BNR	F3,F7,ERROR			
812C	21435F		111	337	MVI	55,F3			
812D	F98A53	818A	112	338	BNEL	05,F3,ERROR			
812E	7D8A53	818A	113	339	BNEH	05,F3,ERROR			
812F	55F080	81F0	114	340	SB	FILCHK			
			115	341	*				
			116	342	*				
			117	343	*				
8130	A00403		118	344	MV	F3,F4	F4=AA=55=AA=5A=AA		
8131	D98A43	818A	119	345	BNR	F4,F3,ERROR			
8132	A00405		120	346	MV	F5,F4			
8133	D98A45	818A	121	347	BNR	F4,F5,ERROR			
8134	A00406		122	348	MV	F6,F4			
8135	D98A46	818A	123	349	BNR	F4,F6,ERROR			
8136	A284AF		124	350	MVI	OAA,F4,			
8137	798AA4	818A	125	351	BNEL	0A,F4,ERROR			
8138	FD8AA4	818A	126	352	BNEH	0A,F4,ERROR			
8139	55F080	81F0	127	353	SB	FILCHK			
			128	354	*				
			129	355	*				
813A	1D013A	813A	130	356	TEST9	LPI	*		
813B	05800F		131	357	TPS				
813C	20C09F		132	358	MVI	39,FO			
813D	D57A80	817A	133	359	SB	TEST#			
813E	9D0146	8146	134	360	LPI	*+8			
813F	05800F		135	361	TPS	,			

PRINT TEST#9

3/24/78

8140	994000	1000	136	362	LPI	1000
8141	05800F		137	363	TPS	,
8142	234E5F		138	364	MVI	0D5,K
8143	2289AF		139	365	MVI	0AA,PH
8144	A1485F		140	366	MVI	55,PL
8145	078400		141	367	SR,WCM	'
8146	A00EOF		142	368	MVI	00,K
8147	20090F		143	369	MVI	00,PH
8148	A0080F		144	370	MVI	00,PL
8149	1D014E	814E	145	371	LPI	*+5
814A	05800F		146	372	TPS	,
814B	994000	1000	147	373	LPI	1000
814C	05800F		148	374	TPS	,
814D	878600		149	375	SR,RCM	,
814E	798AAE	818A	150	376	BNEL	0A,K,ERROR
814F	7D8A2E	818A	151	377	BNEH	02,K,ERROR
8150	F98AA9	818A	152	378	BNEL	0A,PH,ERROR
8151	7D8AA9	818A	153	379	BNEH	0A,PH,ERROR
8152	798A58	818A	154	380	BNEL	05,PL,ERROR
8153	FD8A58	818A	155	381	BNEH	05,PL,ERROR
8154	200F0F		156	382	NOP	,
8155	200F0F		157	383	NOP	,
8156	D60180	8201	158	384	SB	SEC1
8157	DC4A80	804A	159	385	B	START0

SET UP CONTROL MEMORY ADDRESS= 1000
 PUSH ADDRESS ON STACK
 SET DATA TO BE WRITTEN IN K
 SET DATA TO BE WRITTEN IN PH
 SET DATA TO BE WRITTEN IN PL
 WRITE CONTROL MEMORY ADDRESS 1000
 CLEAR K
 CLEAR PH
 CLEAR PL

PUSH READ ADDRESS ON STACK
 READ CONTROL MEMORY ADDRESS 1000
 CHECK THAT DATA WRITTEN IS THE SAME AS READ

PUSH READ ADDRESS ON STACK
 READ CONTROL MEMORY ADDRESS 1000
 CHECK THAT DATA WRITTEN IS THE SAME AS READ

WAIT APPROXIMATELY ONE SECOND FOR SCREEN DISPLAY
 RESTART CONTINUOUS TEST

8158 A00E5F	1	387	ENABLE5	MVI	5, K	SET CRT ADDR.
8159 178C00	2	388	ENABLE	C10	OC0	ADDR. STROBE
815A D55B80	3	389	DELAY10	SB	DELAY5	
815B 555C80	4	390	DELAY5	SB	*+1	
815C D55D80	5	391	SB	SB	*+1	
815D 200F0F	6	392	NOP	,	,	
815E 200F0F	7	393	NOP	,	,	
815F 87800F	8	394	SR	,	,	
	9	395	*			
	10	396	*			
8160 E9608D	11	397	OBSTROBE BFL		8, SH,*	WAIT FOR DEVIE READY
8161 D55B80	12	398	SB	SB	DELAY5	
8162 978200	13	399	C10	20		
8163 D55B80	14	400	B	DELAY5		
	15	401	*			
	16	402	*			
8164 A00DBD	17	403	INIT	ORI	OB, SH, SH	INHIBIT INPUT
8165 284DDF	18	404	ANDI	SB	1F, SH, SH	SET NO TRAP, 40BIT HALT/STEP OFF
8166 D55880	19	405	SB	ENABLE5		
¹⁶ 8167 A00E3F	20	406	MVI	03, K		
8168 556080	21	407	SB	OBSTROBE	CLEAR CRT	
8169 87800F	22	408	SR	,	,	
	23	409	*			
	24	410	*			
816A D55880	25	411	CRLF	SB	ENABLE5	THIS ROUTINE PRINTS CARRIAGE RETURN LINE FEED
816B 200EDF	26	412	MVI	OD, K	OBSTROBE	
816C 556080	27	413	SB	OBSTROBE	CR	
816D A00EA	28	414	MVI	0A, K	OBSTROBE	
816E 556080	29	415	SB	OBSTROBE	LF	
816F 87800F	30	416	SR	,	,	
	31	417	*			
	32	418	*			
8170 D55880	33	419	SPACE	SB	ENABLE5	
8171 208EOF	34	420	MVI	20, K	OBSTROBE	
8172 556080	35	421	SB	,	PRINT A SPACE	
8173 87800F	36	422	SR			
	37	423	*			
	38	424	*			
8174 D55880	39	425	INITCRT	SB	ENABLE5	
8175 200E1F	40	426	MVI	01, K	OBSTROBE	HOME CUSOR
8176 556080	41	427	SB	03, K	MVI	
8177 A00E3F	42	428	SB	OBSTROBE	CLR CRT	
8178 556080	43	429	SR	,		
8179 87800F	44	430	SR			
	45	431	*			

```

46   432 * TEST# SB ENABLE5
817A D55880 8158 47 433 MVI 54,K
817B 214E4F   48 434 SB OBSTROBE
817C 556080 8160 49 435 MVI 45,K
817D 210E5F   50 436 SB OBSTROBE
817E 556080 8160 51 437 MVI 53,K
817F A14E3F   52 438 SB OBSTROBE
8180 556080 8160 53 439 SB OBSTROBE
8181 214E4F   54 440 MVI 54,K
8182 556080 8160 55 441 SB OBSTROBE
8183 208E3F   56 442 MVI 23,K
8184 556080 8160 57 443 SB OBSTROBE
8185 D57080 8170 58 444 SB SPACE
8186 D59880 8198 59 445 SB PRTBYTE
8187 200F0F   60 446 NOP #
8188 556A80 816A 61 447 SB CRLF
8189 87800F   62 448 SR ,
     63 449 *
     64 450 *
     65 451 ERROR SB ENABLE5
     66 452 MVI 45,K
     67 453 SB OBSTROBE
     68 454 MVI 52,K
     69 455 SB OBSTROBE
     70 456 MVI 52,K
     71 457 SB OBSTROBE
     72 458 MVI 4F,K
     73 459 SB OBSTROBE
     74 460 MVI 52,K
     75 461 SB OBSTROBE
     76 462 SB CRLF
     77 463 SB SEC1
     78 464 SR ,
     79 465 *
     80 466 *
     81 467 *
     82 468 *
     83 469 *
     84 470 * PRBYTE MV FO,K
     85 471 SB OBSTROBE
     86 472 SR ,
     87 473 SR
     88 474 *
     89 475 *
     90 476 *

```

17

THIS IS A ROUTINE TO PRINT FILE REG 0
WAIT APP. ONE SECOND FOR DISPLAY PURPOSES

819B	21430F	91	477	SYSPE	MVI	C'P',F3
819C	21025F	92	478	SYSSVE	MVI	C'E',F2
819D	2100DF	93	479	SYSError	SB	C'M',F0
819E	D55880	8158	94	480	MVI	ENABLES
819F	200E1F		95	481	MVI	01,K
81A0	556080	8160	96	482	SB	OBSTROBE
81A1	208EOF		97	483	MVI	20,K
81A2	A0040F		98	484	MVI	00,F4
81A3	556080	8160	99	485	SPACEOUT	SB
81A4	98C44F		100	486	AC,,1	OBSTROBE
81A5	7DA354	81A3	101	487	BNEH	F4,,F4
81A6	200E1F		102	488	SB	5,F4,SPACEOUT
81A7	556080	8160	103	489	MVI	01,K
81A8	208EAF		104	490	SB	OBSTROBE
81A9	556080	8160	105	491	SB	C'*',K
81AA	556080	8160	106	492	SB	OBSTROBE
81AB	556080	8160	107	493	SB	OBSTROBE
81AC	D57080	8170	108	494	SB	SPACE
81AD	A14E3F		109	495	MVI	C'S',K
81AE	556080	8160	110	496	SB	OBSTROBE
81AF	A14E9F		111	497	MVI	C'Y',K
81B0	556080	8160	112	498	SB	OBSTROBE
81B1	A14E3F		113	499	MVI	C'S',K
81B2	556080	8160	114	500	SB	OBSTROBE
81B3	214E4F		115	501	MVI	C'T',K
81B4	556080	8160	116	502	SB	OBSTROBE
81B5	210E5F		117	503	MVI	C'E',K
81B6	556080	8160	118	504	SB	OBSTROBE
81B7	A10EDF		119	505	MVI	C'M',K
81B8	556080	8160	120	506	SB	OBSTROBE
81B9	D57080	8170	121	507	SB	SPACE
81BA	210E5F		122	508	MVI	C'E',K
81BB	556080	8160	123	509	SB	OBSTROBE
81BC	214E2F		124	510	MVI	C'R',K
81BD	556080	8160	125	511	SB	OBSTROBE
81BE	214E2F		126	512	MVI	C'R',K
81BF	556080	8160	127	513	SB	OBSTROBE
81C0	210EFF		128	514	MVI	C'O',K
81C1	556080	8160	129	515	SB	OBSTROBE
81C2	214E2F		130	516	MVI	C'R',K
81C3	556080	8160	131	517	SB	OBSTROBE
81C4	D57080	8170	132	518	SB	SPACE
81C5	A08E8F		133	519	MVI	C(' ',K
81C6	556080	8160	134	520	SB	OBSTROBE
81C7	A00E03		135	521	MV	F3,K

THESE ROUTINES PRINT PARITY ERROR ADDR.

81C8 556080	8160	136	522	SB	OBSTROBE
81C9 200E02		137	523	MV	F2,K
81CA 556080	8160	138	524	SB	OBSTROBE
81CB 200E01		139	525	MV	F1,K
81CC 556080	8160	140	526	SB	OBSTROBE
81CD A00E00		141	527	MV	F0,K
81CE 556080	8160	142	528	SB	OBSTROBE
81CF D57080	8170	143	529	SB	SPACE
81D0 200009		144	530	MV	PH,FO
81D1 D5E080	81E0	145	531	SB	PRTBITE
81D2 A00008		146	532	MV	PL,FO
81D3 D5E080	81E0	147	533	SB	PRTBITE
81D4 208E9F		148	534	MVI	C')',K
81D5 556080	8160	149	535	SB	OBSTROBE
81D6 D57080	8170	150	536	SB	SPACE
81D7 208EAF		151	537	MVI	C'*',K
81D8 556080	8160	152	538	SB	OBSTROBE
81D9 556080	8160	153	539	SB	OBSTROBE
81DA 556080	8160	154	540	SB	OBSTROBE
81DB DD6A80	816A	155	541	B	CRLF
9		156	542	*	
		157	543	*	
		158	544	PRTBIT1	BLER
	81DE		159	545	AI
	81DD AC0272		160	546	MV
	81DE 200E02		161	547	B
	81DF DD6080	8160	162	548	PRTBITE
	81EO A0C19F		163	549	MVI
	81E1 20C30F		164	550	SHHHH
	81E2 8C4203		165	551	SB
	81E3 D5DC80	81DC	166	552	SHHL
	81E4 084203		167	553	B
	81E5 5DDC80	81DC	168	554	*
		169	555	*	
		170	556	PE24	TSP
		171	557	OR	,
		172	558	MVI	C'C',F1
		173	559	SB	SYSPE
		174	560	B	*
		175	561	*	
		176	562	*	
		177	563	PE8	TSP
		178	564	OR	,
		179	565	MVI	C'D',F1
		180	566	SB	SYSPE

THESE ROUTINES PRINT CHARS. STORED IN F0

FAILING ADDR TO PC'S
 DECREMENT ADDR BY 1
 SET UP F1 TO PRINT OUT "PECM"
 PRINT OUT CONTROL MEM PARITY ERROR INFO
 HANG HERE UNTIL RESET IS STRUCK

FAILING ADDR. TO PC'S

DECREMENT ADDR.

SET UP F1 TO PRINT OUT "PEDM"

PRINT OUT DATA MEMORY PARITY ERROR

			*		HANG HERE WAITING FOR RESET TO BE STRUCK
81EF 5DEF80	81EF	181	567	B	
		182	568	*	
		183	569	*	
		184	570	FILCHK	MVI 5A,K
		185	571	BNR	FO,K,ERROR
		186	572	MVI	0A5,K
		187	573	BNR	FI,K,ERROR
		188	574	MVI	5A,K
		189	575	BNR	F2,K,ERROR
		190	576	MVI	55,K
		191	577	BNR	F3,K,ERROR
		192	578	MVI	OAA,K
		193	579	BNR	F4,K,ERROR
		194	580	MVI	0A5,K
		195	581	BNR	F5,K,ERROR
		196	582	MVI	5A,K
		197	583	BNR	F6,K,ERROR
		198	584	MVI	0A5,K
		199	585	BNR	F7,K,ERROR
		200	586	SR	,
		201	587	*	
		202	588	*	
		203	589	SEC1	MVI 00,FO
		204	590	RESTRT	00,K
		205	591	WAIT1	01,K,K
		206	592	BNEL	09,K,*+2
		207	593	BEQH	0C,K,*+3
		208	594	SB	DELAY50
		209	595	B	WAIT1
		210	596	WAIT2	1,FO,F0
		211	597	BNEL	0B,FO,*+2
		212	598	BEQH	1,FO,*+2
		213	599	B	RESTRT
		214	600	SR	,
		215	601	DELAY50	DELAY10
		216	602	SB	DELAY10
		217	603	SB	DELAY10
		218	604	SB	DELAY10
		219	605	SB	DELAY10
		220	606	SR	,
		221	607	*	
		222	608	*END	

THIS ROUTINE CHECKS WORST CASE PATT. UNCHANGED

SYMBOL CROSS REFERENCE

PAGE 15

3/24/78

NUMBER OF LINES IN ERROR = 0 NO. OF WARNINGS = 0

NO. OF SYMBOLS = 48

OVERFLOWS = 36

SYMBOL VALUE DEFN REFERENCES

CRLF	816A	0411	0066 0447 0462 0541	
DELAY10	815A	0389	0601 0602 0603 0604 0605	
DELAY5	815B	0390	0389 0398 0400	
DELAY50	820D	0601	0594	
ENABLE	8159	0388	0069	
ENABLE5	8158	0387	0075 0405 0411 0419 0425 0433 0451 0480	
ERROR	818A	0451	0096 0097 0098 0099 0100 0101 0102 0103 0104 0110 0111 0117 0118 0119 0120 0121 0122 0123 0124	
INITCRT	8174	0425		
INPUT	8041	0070		
INTEST	803E	0067	0078	
LOOP	807D	0133	0138	
LOOP1	8089	0145	0156	
LOOP2	80A7	0180	0185	
LOOP4	80C3	0210	0224	
LOOP5	80B3	0194	0204	
OBSTROBE	8160	0397	0025 0030 0035 0040 0045 0050 0055 0060 0065 0077 0407 0413 0415 0421 0427 0429 0435 0437 0439	
PART1	8054	0092		
PART2	8063	0107		
PE24	81E6	0556	0002	
PE8	81EB	0563	0004	
PRTBIT1	81DC	0544	0551 0553	
PRTBYTE	81E0	0548	0531 0533	
PRTBYTE	8198	0471	0445	
RESTRT	8202	0590	0599	
SEC1	8201	0589	0384 0463	
SPACE	8170	0419	0444 0494 0507 0518 0529 0536	
SPACEOUT	81A3	0485	0487	
START	8010	0021	0003 0005 0016	
START0	804A	0079	0073 0385	
START1	804B	0083		
SYSERROR	819E	0480	0498 0500 0502 0504	
SYSPE	819B	0477	0559 0566	

SYMBOL	VALUE	DEFN	REFERENCES
SYSVE	819C	0478	
TEST#	817A	0433	0091 0129 0143 0166 0178 0191 0208
TEST0	8050	0088	0230 0258 0359
TEST1	8077	0127	
TEST2	8084	0140	
TEST3	8097	0163	0158
TEST4	80A4	0177	
TEST5	80AF	0190	
TEST6	80C0	0207	
TEST7	80D3	0227	
TEST8	80EC	0255	
TEST9	813A	0356	
WAIT1	8203	0591	0595
WAIT2	8208	0596	

MODULE REPAIR GUIDE

EDITED BY CUSTOMER ENGINEERING DIVISION

NO. 4.3

210-6790 TEST PROGRAM

May 8, 1978

1. INTRODUCTION

210-6790 INSTRUCTION COUNTER TEST PROGRAM

The 210-6790 test program was written to be used as a helpful aid in the troubleshooting and repair of the 6790 module.

The program utilizes many of the same techniques developed in the 210-6793 test program, ie. implementing visual display of test results wherever possible.

The program is designed to be run exclusively from PROM for the same reasons already discussed in the INTRODUCTION section of the 210-6793 test program. Additionally, it is impossible for this program to be run from Control Memory, because many of the test routines utilize Control Memory for program execution.

2. INSTALLATION/OPERATION

The standard 2200VP system repair equipment is utilized for testing the 6790 module. The only additional equipment required is a set of debug PROMs located as follows:

PROM #	LOCATION
378-2174	6789 - L27
378-2175	6789 - L28
378-2176	6789 - L29

The only installation procedure required is to physically remove the boot/utility PROMs from the 6789 and replace them with the 6790 debug PROMs.

Printed in U.S.A.

WANG

LABORATORIES, INC.

ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01851. TEL. (617) 851-4111. TWX 710 343-8769. TELEX 94-7421

3. GENERAL TEST INFORMATION

POWER ON

As power is applied to the system, a micro trap to PROM address 8003 occurs which begins test operation.

INITIAL 0

INITIAL 0 is a preliminary test to see if it is possible for the 6790 module to execute a POWER ON RESET, forcing the Instruction Counter to 8003. The Instruction Counter Source Decoder must multiplex the trap address of 8003 through to the IC. The Instruction Counter must then load 8003. The IC Register then inputs 8003, and increments this value to 8004. The micro program executes a subroutine branch to the beginning of this test which pushed IC's = to 8004 on the stack.

There are essentially three parts to this test. Part 1 is a test of the Program Counter's ability to be cleared (set to 0000) and set to all ones (set to FFFF). Part 2 tests that a Subroutine Branch pushed the incremented IC onto the stack. In Part 3, the Instruction Counter is incremented in order to execute the instruction associated with the program. Therefore, as the program progresses through various tests, the Instruction Counter is being exercised with incremental data. A low order IC bit failure will cause unpredictable results when executing the first series of tests.

If an error is detected in this preliminary test, the program will do one of two things. A failure in Part 1 will cause the program to loop on a short series of instructions that either clear or set the PC's. A failure in Part 2 will cause the program to hang at the failing test instruction executing a branch to the same location (the IC doesn't = 8004).

If no error occurs in either test, the CRT is cleared and a "0" is printed on the screen.

NOTE:

If the CRT is clear, but no "0" is displayed on the screen, Part 1 was executed properly, but there is a failure in Part 2. If the CRT does not clear, Part 1 failed. Once a test fails, there will be no further execution of other tests until the failure is cleared. Thus, as long as the failure is present, the program will loop on the error for troubleshooting purposes.

INITIAL 1

INITIAL 1 will be executed ten times. The test is basically the same as Initial 0 Part 2, except that this test exercises IC address 8005 through 800E checking primarily the trap decoder input to the IC Source Selectors, the IC itself, the IC register, and the data path to the stack from the IC Register. As each address is tested, a character is printed on the CRT until the IC is incremented to 800E. At the completion of this test, the CRT should display:

"0123456789:"

If a failure occurs during this test, the program will branch to the same location at which the failure was detected and the CRT display will be missing characters.

INITIAL 2

INITIAL 2 is a short routine that tests the Control Memory parity error traps. There are two instruction locations in PROM that are purposely written to generate bad parity. The program attempts to execute these instructions which will cause a parity error trap to

PROM location 8000. The program then tests to make sure that the known bad parity locations were the locations that caused the parity error.

If an error, other than parity, results from execution of this test, the program will end up branching to the wrong location as a result of an incorrect parity error trap decode. Failure results are unpredictable but will be detected visually because the print out for the next test will not be displayed on the CRT, but the print out for the previous test will still be displayed. Thus, "0123456789:" will be displayed, but "INPUT THE AMOUNT OF CONTROL MEMORY...." will not be.

INTEST

The INTEST routine is used to determine the amount of Control Memory available to the system. Printed on the CRT will be a statement: "INPUT THE AMOUNT OF CONTROL MEMORY (0=16K 1=20K)". At this point, the operator must type either a "0" or "1" depending on the amount of control memory available to the system. Any other character will echo a "?" and the program will loop until a valid response is entered.

TEST#0

Test#0 checks that the PL (low order portion of the PC's) can be incremented from 00 through FF, one step at a time, without failure. If an error occurs in this test, "TEST#0" and "ERROR" are displayed on the CRT and the program will loop until the error is cleared.

TEST#1

Test#1 checks the PH (high order portion of the PC's) in exactly the same manner as Test#0 checks the PL.

TEST#2 through TEST#5

Test#2 through Test#5 are designed to exercise the memory select lines and other various functions associated with Control Memory that are controlled by the 6790 module.

Test#2 writes the last location of a 4K boundary (0FFF) in Control Memory with a test pattern, then reads back the same location and checks to see if data written compares with the data read.

This, location "0FFF" is written with "D5AA55" then read back and checked. If an error occurs, "TEST#" and "ERROR" are printed then the test restarts from the beginning.

Test 3 through Test 5 do exactly the same, except for the addresses they use.

Test 3 uses address "1FFF" (8K boundary, last address)

Test 4 uses address "2FFF" (12K boundary, last address)

Test 5 uses address "3FFF" (16K boundary, last address)

TEST#6

Test#6 is designed to exercise the Control Memory by writing the memory address into the memory location (location 0000 will contain a 0000, location 1023 will contain a 1023, etc.). In order to accomplish this, a Write Control Memory (WCM) and a Read Control Memory (RCM) must be executed (both use the stack in conjunction with the IC's), to read or write into memory. The successful execution of this test will ensure that all IC bits can be used to read and write to Control Memory properly.

This test loads the Instruction Counter and tests that the IC loaded to the proper value, however, it does not test the IC's ability to count up properly and also does not test the ripple carry add through the IC chips and associated logic.

If the incorrect memory size was specified in INTEST, an error can result in this test because the program will try to write to non-existent memory.

If an error is encountered during this test, the program will print out "TEST#6" and "ERROR" and restart at the beginning of the test.

If the system has 16K of control memory, addresses 0000 through 3FFF are tested. If the system has 20K of control memory, addresses 0000 through 4FFF are tested.

TEST#7

Test#7 is a test designed to exercise chips L-27, L-28, L-18, and partially L-29 (Instruction Counter). Previously, the carry during a count operation (ripple carry add) was untested. This test was designed to exercise this feature.

The test writes locations 000F, 00FF, and 0FFF with a "NOOP" instruction, then writes locations 0010, 0100, and 1000 with a SB 8023 (branch to a test routine). The program then forces execution at locations 000F, 00FF and 0FFF respectively. Thus, at location 000F, the instruction "NOOP" is executed. The IC register is incremented to 0010 and the "SB CHKTST" (8023) is executed, which pushes an address of 0011 onto the stack and forces program execution at "CHKTST". "CHKTST" pops the stack and checks to see if a valid address was pushed on the stack in this case "0011". If an error occurs, "TEST#7" and "ERROR" are displayed then the test restarts. If no error occurred, the two remaining addresses are tested then control proceeds to the next test.

TEST#8

Test#8 is designed to be more of a "confidence" type test than an actual troubleshooting aid. It will however loop on test if an error occurs and display "TEST#8" and "ERROR".

At the beginning of TEST #8, all even Control Memory addresses are written with a "NOOP" instruction and all odd locations are written with a "SB TSTADD" (8054). Beginning at location 0000, each of two instruction routines are executed, making sure that the IC's are incremented properly until the end of memory is reached.

NOTE:

This routine also exercises the Program Counter, using it to compare the test address counter with the test addresses. All memory selects and Control Memory functions are being tested by this routine as well as the refresh circuitry. The add carry function of the IC chips is tested heavily during execution of this program as well as most possible bit patterns through the IC.

RESET

When RESET is keyed, the program reruns the preliminary tests and asks for the amount of Control Memory available to the system.

ADDITIONAL INFORMATION

Since the program relies very heavily on Control Memory, the Control Memory microcode diagnostics on the operating system diskette should be run prior to set up and execution of this program. Verify that this test program runs with all "known good" modules in the test system before attempting to repair boards. While this test is not intended to repair Control Memory boards, it will fail if the Control Memory is defective. Therefore, it is important that both Control Memory modules are good.

Because of the somewhat unpredictable refresh type failures, the technician should verify visually with an oscilloscope that the Control Memory and the Data Memory refresh circuitry is operating properly on the 6790 board under test. This can be done by observing the output of L30 pin 3 at the jumper between L50 and L51: a 3 usec negative pulse occurring every 23 usec.

PARITY ERRORS

The program will visually display any unforced parity errors. The address displayed on the CRT when a failure is detected is decremented by one. Therefore, the address displayed is the last valid instruction performed. The next address is the address which caused the parity error.

				ORG	8000	PE24	PE24	FORCE PROGRAM START LOC. 0000 CONTROL MEMORY PARITY ERROR TRAP
8000 DE5580	8000	1	1	B	2	*+2		RESET KEY WAS STRUCK, RESTART PROGRAM
8001 5C0380	8255	2	2	B	3	PE8		DATA MEMORY PARITY ERROR TRAP
8002 5E6280	8003	3	3	B	4			GO TO INITIAL TEST 0 IC'S=8004
8003 541080	8262	4	4	SB	5	INITIAL0		GO TO INITIAL TEST 1 IC'S=8005
8004 542380	8010	5	5	SB	6	INITIAL1		
8005 542380	8023	6	6	SB	7	INITIAL1		IC'S=8006
8006 542380	8023	7	7	SB	8	INITIAL1		IC'S=8007
8007 542380	8023	8	8	SB	9	INITIAL1		IC'S=8008
8008 542380	8023	9	9	SB	10	INITIAL1		IC'S=8009
8009 542380	8023	10	10	SB	11	INITIAL1		IC'S=800A
800A 542380	8023	11	11	SB	12	INITIAL1		IC'S=800B
800B 542380	8023	12	12	SB	13	INITIAL1		IC'S=800C
800C 542380	8023	13	13	SB	14	INITIAL1		IC'S=800D
800D 542380	8023	14	14	SB	15	INITIAL1		IC'S=800E
800E 5C2B80	802B	15	15	SB	16	INITIAL2		FINISHED INITIAL TESTS, GO ON
800F 800000	17	17	17	B	18	INSTR		
		18	18	*	19	*		
		19	19	*	20	*		
		20	20	*	21	INITIAL0 XORX	F1F0,F1F0,F1F0	CLEAR FILE REGS 1 AND 0
		21	21		22	PART1 LPI	0000	CLEAR PC'S
		22	22		23	BNR	F0,PL,INITIAL0	CHECK PL = TO F0
		23	23		24	BNR	F1,PH,INITIAL0	CHECK PC'S = TO F1
		24	24		25	MVI	OFF,F0	SET F0= TO FF
		25	25		26	MVI	OFF,F1	SET F1= TO FF
		26	26		27	LPI	0FFF	SET PC'S= TO FFFF
		27	27		28	BNR		CHECK PC= TO FF
		28	28		29	BNR		CHECK PC= TO FF
		29	29		30	PART2 SB	INITCRT	CLEAR CRT INHIBIT TRAPS AND INPUTS
		30	30		31	MVI	04,F1	SET UP F1 TO TEST LOW IC
		31	31		32	MVI	80,F2	SET UP F2 TO TEST HIGH IC
		32	32		33	TSP		POP STACK PUT IC'S IN PC'S
		33	33		34	BNR		CHECK FOR "04" IN IC LOW IF NOT = HANG HERE
		34	34		35	F1,PL,*		RESET STACK POINT TO INITIAL1
		35	35		36	BNR	F2,PH,*	CHECK FOR "80" IN IC HIGH IF NOT = HANG HERE
		36	36		37	TPS		PUT A "0" IN K
		37	37		38	MVI		PRINT "0" ON CRT
		38	38		39	SB		GO TO 8004 THEN ON TO INITIAL1
		39	39		40	SR	,	
		40	40	*	41	*		
		41	41	*	42	INITIAL1 AI	1,K,K	INCREMENT K BY 1 TO PRINT NEXT TEST OK
		42	42		43	AI	1,F1,F1	STEP F1 TO = IC'S LOW
8023 AC0E1E					44	TSP		PUT IC'S IN PC'S FOR TEST
8024 AC0111					44			HANG HERE IF IC'S NOT = TO PC'S (LOW)
8025 8D800F					45			
8026 D82618					45	BNR		

8027 D82729	8027	46	46	BNR	F2,PH,*	HANG HERE IF IC'S NOT = TO PC'S (HIGH)
8028 D5CE80	81CE	47	47	SB	OBSTROBE	PRINT NEXT TEST NUMERIC
8029 05800F		48	48	TPS	,	PUT ADDR. BACK ON STACK
802A 87800F		49	49	SR	,	GO ON TO NEXT TEST
802B 56DE80	82DE	51	51	*		
		52	52	INITIAL2 SB	BDPARY	EXECUTE A CONTROL MEMORY PARITY ERROR TRAP
		53	53	*		
		54	54	*		
802C 55D880	81D8	55	55	INTEST	SB	MOVE CURSOR TO NEXT LINE
802D D68A80	828A	56	56	SB	CMAMNT	DISPLAY "INPUT THE AMOUNT OF CONTROL MEM...."
802E 55D880	81D8	57	57	SB	CRLF	
802F A00D0F		58	58	MVI	00,SH	ALLOW INPUTS
8030 200E1F		59	59	MVI	1,K	SET K FOR KEYBOARD INPUT
8031 D5C780	81C7	60	60	SB	ENABLE	ENABLE INPUT CHANNEL
8032 E8322D	8032	61	61	BFL	2,SH,*	WAIT FOR INPUT FROM KEYBOARD
8033 FC363E	8036	62	62	BNEH	3,K,PRINT?	INPUTED CHARACTER = TO 3X?
8034 F0390E	8039	63	63	BEQL	0,K,ZERO	INPUTED CHAR. = TO 30?
8035 703C1E	803C	64	64	BEQL	1,K,ONE	INPUTED CHAR. = TO 31?
8036 20C0FF		65	65	PRINT?	MVI	PUT A "?" IN F0
8037 560680	8206	66	66	SB	PRTBYTE	PRINT ? ON CRT
8038 DC2C80	802C	67	67	B	INTEST	GO GET ANOTHER CHAR. INPUTED
8039 23C6FF		68	68	ZERO	MVI	SET FILE REG. 6 = TO FF FOR ADDR. TEST
803A A0C7FF		69	69	MVI	OFF,F6	SET F7 = TO LAST ADDR. 16K
803B 5C3F80	803F	70	70	B	TEST0	
803C 23C6FF		71	71	ONE	MVI	PUT FF IN F6 FOR ADDR. TEST
803D 2107FF		72	72	MVI	OFF,F6	SET F7 = TO LAST ADDR. 20K
803E 5C3F80	803F	73	73	B	TEST0	
		74	74	*		
		75	75	*		
803F 9D003F	803F	76	76	TEST0	LPI	*
8040 05800F		77	77	TPS	'	LOAD PC'S WITH TEST START
8041 20C00F		78	78	MVI	30,FO	PUSH TEST START ON STACK
8042 55E880	81E8	79	79	SB	TEST#	PUT "0" IN F0
8043 20000F		80	80	MVI	00,FO	PRINT "TEST#0" ON CRT
8044 A0080F		81	81	MVI	00,PL	CLEAR K REG.
8045 A00800		82	82	LOOPA	MV	CLEAR PL
8046 D9F808	81F8	83	83	BNR	F0,PL,ERROR	PUT K IN PL FOR TEST
8047 7849F0	8049	84	84	BNEL	OF,F0,*+2	TEST PL = TO K REG.
8048 F44BF0	804B	85	85	BEQH	OF,F0,*+3	CHECK FOR LAST PATTERN
8049 AC0010		86	86	A1	1,FO,FO	CHECK FOR LAST PATTERN
804A DC4580	8045	87	87	B	LOOPA	INCREMENT K BY 1
		88	88	*		NEXT PATTERN TEST
804B 9D004B	804B	89	89	*	TEST1	LPI
		90	90			*
						PUT TEST ADDR IN PC'S

```

804C 05800F      91    91    TPS      ,          PUT TEST START ON STACK
804D A0C01F      92    92    MVI     31,F0    PUT "1" IN F0
804E 55E880      81E8   93    93    SB      TEST#    PRINT "TEST#1" ON CRT
804F A0010F      94    94    MVI     00,FI    CLEAR K REG.
8050 20090F      95    95    MVI     00,PH    PUT K IN PH FOR TEST
8051 A00901      96    96    MV      F1,PH    PH = TO K ?
8052 D9F819      81F8    97    97    BNR      F1,PH,ERROR
8053 7855F1      8055   98    98    BNEL    OF,F1,*+2
8054 F457F1      8057   99    99    BEQH    OF,F1,*+3
8055 AC0111      100   100   AI      1,F1,F1
8056 DC5180      8051   101   101   B       LOOPB
                                         102   102   *      *
                                         103   103   *      *
                                         104   104   TEST2   LPI      *
                                         105   105   *      *
                                         106   106   MVI     32,F0    LOAD PC'S WITH TEST ADDR.
                                         107   107   SB      TEST#    PUT START ADDR. ON STACK
                                         108   108   LPI     0FFF    PUT "2" IN F0
                                         109   109   TPA     ,00     PRINT "TEST#2" ON CRT
                                         110   110   SB      INITCMT  LOAD PC'S WITH LAST ADDR 4K MEM.
                                         111   111   SB      CMTEST   PUT TEST ADDR. IN AUX 00
                                         112   112   B       TEST3    INITIALIZE AUX REGS. FOR CONTROL MEM. TEST
                                         113   113   *      GO TO CONTROL MEMORY TEST
                                         114   114   *      *
                                         115   115   INITCMT  LPI      READ2
                                         116   116   TPA     ,01     PUT READ ADDR. IN AUX 01
                                         117   117   LPI     ,02     CHECK1
                                         118   118   TPA     ,        PUT COMPARE ROUTINE START IN PC'S
                                         119   119   SR      ,        PUT START COMPARE ROUTINE IN AUX 02
                                         120   120   *      RETURN
                                         121   121   *      *
                                         122   122   CMTEST  TAP      ,
                                         123   123   TPS      ,        LOAD PC'S WITH START OF READ ROUTINE
                                         124   124   TAP      ,        PUT READ START ON STACK
                                         125   125   TPS      ,        PUT TEST ADDR IN PC'S
                                         126   126   MVI     0D5,K    PUT TEST ADDR. ON STACK
                                         127   127   MVI     0AA,PH  PUT DATA PATTERN TO BE WRITTEN IN K
                                         128   128   MVI     55,PL    SET DATA TO BE WRITTEN IN PH
                                         129   129   SR,WCM  ,        SET DATA TO BE WRITTEN IN PL
                                         130   130   READ2   MVI     ,        WRITE CONTROL MEMORY AT TEST ADDR.
                                         131   131   MVI     00,K    CLEAR K
                                         132   132   MVI     00,PL   CLEAR PL
                                         133   133   TAP     ,02     PUT COMPARE ROUTINE ADDR. IN PC'S
                                         134   134   TPS      ,        PUT TEST ADDR. IN PC'S
                                         135   135   TAP     ,00

```

```

8073 05800F          136      TPS      ,          PUT TEST ADDR. ON STACK
8074 878600          137      SR,RCM   '          READ CONTROL MEMORY
8075 79F8AE          81F8    138      CHECK1  BNEL    0A,K,ERROR
8076 7DF82E          81F8    139      BNEL    02,K,ERROR
8077 F9F8A9          81F8    140      BNEL    0A,PH,ERROR
8078 7DF8A9          81F8    141      BNEL    0A,PH,ERROR
8079 79F858          81F8    142      BNEL    05,PL,ERROR
807A FDF858          81F8    143      BNEL    05,PL,ERROR
807B 87800F          144      SR      ,          RETURN TO MAIN PROGRAM

807C 1D007C          145      *          *
807D 05800F          146      *          *
807E 20C03F          147      TEST3  LPI      *
807F 55E880          81E8    148      TPS      '          PUT TEST START IN PC'S
8080 994FFF          1FFF    149      MVI    '33,FO  PUT TEST START ON STACK
8081 81800F          150      SB      TEST#1
8082 D46580          8065    151      LPI    1FFF
8083 5C8480          8084    152      TPA    ,00
8084 9D0084          8084    153      SB      CMTEST
8085 05800F          154      B      TEST4
8086 A0C04F          155      *          *
8087 55E880          81E8    156      LPI      *
8088 998FFF          2FFF    157      TPS      *          LOAD TEST START PC'S
8089 81800F          158      MVI    '34,FO  PUT TEST START ON STACK
808A D46580          8065    159      SB      TEST#2
808B DC8C80          808C    160      LPI    2FFF
808C 1D008C          808C    161      TPA    ,00
808D 05800F          162      SB      CMTEST
808E 20C05F          808C    163      B      TEST5
808F 55E880          81E8    164      LPI      *
8090 19CFFF          3FFF    165      TPS      *          PUT TEST START IN PC'S
8091 81800F          166      MVI    '35,FO  PUT START ADDR ON STACK
8092 D46580          8065    167      SB      TEST#3
8093 DC9480          8094    168      LPI    3FFF
8094 20C06F          81E8    169      TPA    ,00
8095 55E880          81E8    170      SB      CMTEST
8096 190000          0000    171      B      TEST6
8097 177      *          *
8098 178      TEST6  MVI    '36,FO  PRINT TEST#6 ON CRT
8099 179      179      SB      TEST#6
809A 180      LPI    0000  CLEAR PC'S

```

8097 8202E8	181	MVX	PHPL, F3F2
8098 8204E2	182	MVX	F3F2, F5F4
8099 A00EOF	183	MVI	00, K
809A 81800F	184	TPA	,00
809B 1D00A7	185	LPOADD	INCRL
809C 01801F	186	TPA	,01
809D 05800F	187	TPS	,
809E 8B800F	188	TPA	,00
809F 05800F	189	TPS	,
80A0 A00EOF	190	MVI	00, K
80A1 200108	191	MV	PL, F1
80A2 280111	192	1, F1, F1	ANDI
80A3 78A501	193	0, F1, *+2	BNEL
80A4 A20E0E	194	ORI	80, K, K
80A5 A70CEFF	195	XORI	OFF, K, K
80A6 078400	196	SR, WCM	,
80A7 AC0818	197	INCRPL	AI
80A8 78AAAF8	198	BNEL	1, PL, PL
80A9 74ACF8	199	BEQH	OF, PL, *+2
80AA 81800F	200	TPA	OF, PL, INCRPH
80AB DC9BB80	201	202	INCRPH
80AC AC0919	202	AI	1, PH, PH
80AD D0B079	203	BER	F7, PH, *+3
80AE 81800F	204	TPA	,00
80AF DC9BB80	205	B	LOOPADD
80B0 190000	206	LPI	0000
80B1 8202E8	207	MVX	PHPL, F3F2
80B2 A00EOF	208	MVI	00, K
80B3 81800F	209	TPA	,00
80B4 1D00BA	210	READCM	INCRL
80B5 01801F	211	TPA	,01
80B6 05800F	212	TPS	,
80B7 8B800F	213	TAP	,00
80B8 05800F	214	TPS	,
80B9 878600	215	SR, RCM	7F, K, K
80BA 29CEFE	216	ANDI	BNEL
80BB 78C90E	217	BNEL	0, K, ERRORO
80BC FCC90E	218	BNEH	0, K, ERRORO
80BD 58C928	219	BNR	F2, PL, ERRORO
80BE 58C939	220	BNR	F3, PH, ERRORO
80BF AC0212	221	AI	1, F2, F2
80CO F8C2F2	222	BNEL	OF, F2, *+2
80C2 5CC580	223	BEQH	OF, F2, INCRF3
80C3 AC0313	224	B	INCRPC
	225	INCRF3	1, F3, F3

CLEAR FILE REGISTERS
CLEAR K REG.
PUT PC'S IN AUX REG 0
LOAD PC'S WITH RETURN ADD FOR WCM
PUT RETURN ADDR. IN AUX 1
PUSH RETURN ADDR ON STACK
GET CM ADDR. FOR WRITE
PUSH CONTROL MEMORY ADDR. ON STACK
CLEAR K REG. FOR WRITE OPERATION
SET UP F1 FOR MASK
MASK OFF ALL BUT BIT 0
SKIP IF BIT 0 = 1
SET PARITY BIT IF EVEN MEMORY ADDR.
COMPLEMENT K BEFORE WRITE
WRITE CONTROL MEMORY, GO TO INCRPL
INCREMENT PL FOR NEXT ADDR.

IF PL=FF, THEN GO TO INCREMENT PH
PUT INCREMENTED PC IN AUX 0
EXECUTE NEXT WRITE
INCR. PH
IF THIS IS LAST ADDR. GO TO READ CM
PUT INCREMENTED PC IN AUX 0
NEXT WRITE CYCLE
CLR PC'S
CLR F3 F2
CLR K
SET AUX 0 = TO PC'S
LOAD PC'S WITH RETURN ADDR IN AUX 1
PUT RETURN ADDR IN AUX 1
PUSH ADDR ON STACK
GET READ ADDR FROM AUX 0
PUSH ADDR ON STACK
READ CONTROL MEMORY
MASK OFF PARITY BIT FROM K


PRINT ERROR ON CRT IF K NOT CLEAR
COMPARE COUNTER TO DATA READ
COMPARE COUNTER TO DATA READ
INCREMENT F2
CHECK F2 NOT = F
CHECK F2 = TO FF
INCR F3

FILE = TP6790J ,3/9/78 PAGE 6

3/29/78

80C4	DOCB37	80CB	226	226	BER	F3,F7,TEST7
80C5	8208E2		227	227	INCRPC	INCR PC'S
80C6	81800F		228	228	MVX	PUT INCREMENTED PC'S IN AUX 0
80C7	5CB480	80B4	229	229	TPA	F3F2,PHPL
			230	230	B	,00
			231	231	*	READCM
			232	232	*	
80C8	DCCB80	80CB	233	233	B	TEST7
80C9	D5F880	81F8	234	234	ERROR0	ERROR
80CA	DC9480	8094	235	235	B	TEST6

80CB A0C07F	1	237	TEST7	MVI	37,FO
80CC 55E880	2	238	SB	TEST#	
80CD 19000F	3	239	LPI	000F	
80CE 81800F	4	240	TPA	,00	
80CF 9D010D	5	241	LPI	RETURN1	
80D0 01801F	6	242	TPA	,01	
80D1 1D00D5	7	243	LPI	WRTFFF	
80D2 01802F	8	244	TPA	,02	
80D3 54FD80	9	245	SB	INSTACK	
80D4 5D0880	10	246	B	WRTNOP	
	11	247	*		
	12	248	*		
80D5 1900FF	13	249	WRTFFF	LPI	00FF
80D6 81800F	14	250	TPA	,00	
80D7 9D010D	15	251	LPI	RETURN1	
80D8 01801F	16	252	TPA	,01	
80D9 9D00DD	17	253	LPI	WRTFFF	
80DA 01802F	18	254	TPA	,02	
80DB 54FD80	19	255	SB	INSTACK	
80DC 5D0880	20	256	B	WRTNOP	
	21	257	*		
	22	258	*		
80DD 190FFF	23	259	WRTFFF	LPI	OFFF
80DE 81800F	24	260	TPA	,00	
80DF 9D010D	25	261	LPI	RETURN1	
80E0 01801F	26	262	TPA	,01	
80E1 1D00E5	27	263	LPI	WRT10	
80E2 01802F	28	264	TPA	,02	
80E3 54FD80	29	265	SB	INSTACK	
80E4 5D0880	30	266	B	WRTNOP	
	31	267	*		
	32	268	*		
80E5 990010	33	269	WRT10	LPI	0010
80E6 81800F	34	270	TPA	,00	
80E7 9D0113	35	271	LPI	RETURN2	
80E8 01801F	36	272	TPA	,01	
80E9 9D00ED	37	273	LPI	WRT100	
80EA 01802F	38	274	TPA	,02	
80EB 54FD80	39	275	SB	INSTACK	
80EC 5D0E80	40	276	B	WRTSB	
	41	277	*		
	42	278	*		
80ED 990100	43	279	WRT100	LPI	0100
80EE 81800F	44	280	TPA	,00	
80EF 9D0113	45	281	LPI	RETURN2	



		*							
91	327	*							
8114 19000F	000F	92	328	RUNF	LPI	000F		PUT F IN PC'S	
8115 05800F	93	329		TPS	'			PUT F ON STACK	
8116 190011	0011	94	330	LPI	0011			PUT SB ADDR. +1 IN PC'S	
8117 0200E8	95	331		MYX	PHPL, FIFO			MOVE PC'S TO FILE REGS. FOR TEST	
8118 87800F	96	332	*	SR	,			EXECUTE INSTR. AT LOC. "F" IN CM	
	97	333	*						
8119 1900FF	00FF	98	334	*				LOAD PC'S "FFF"	
811A 05800F	100	335	RUNFF	LPI	00FF			PUT "FFF" ON STACK	
811B 190101	0101	101	336	TPS	'			PC'S = SB INST + 1	
811C 0200E8	102	337		LPI	0101			MOVE PC'S TO FILE REGS.	
811D 87800F	103	338		MYX	PHPL, FIFO			EXECUTE INSTR. AT LOC. "FFF" IN CM	
	104	340	*	SR	,				
811E 190FFF	0FFF	105	341	*				PC'S = TO "FFF"	
811F 05800F	106	342	RUNFFF	LPI	0FFF			PUSH ADDR. ON STACK	
8120 194001	1001	107	343	TPS	'			PC'S = TO SB INSTR. + 1	
8121 0200E8	108	344		LPI	1001			MOVE PC'S TO FILE REGS. FOR TEST	
8122 87800F	109	345		MYX	PHPL, FIFO			EXECUTE INSTR. AT LOC. "FFF" IN CM	
	110	346	*	SR	,				
8123 8D800F	111	347	*					POP ADDR. OF SUB BRANCH +1 OFF STACK	
8124 D92A19	812A	112	348	*				CHECK F1=PH (RIGHT CM LOCATION ?)	
8125 D92A08	812A	113	349	CHKTST	TSP	,		CHECK RIGHT LOCATION	
8126 F12A08	812A	114	350	BNR	F1, PH, ERROR3			MAKE SURE ADDR.= XXX1	
8127 F51918	8119	115	351	BNR	F0, PL, ERROR3			IF ADDR.= 0011 GO TO "RUNFFF"	
8128 711E19	811E	116	352	BEQL	O, PL, ERROR3			IF ADDR.= 0101 GO TO "RUNFFF"	
8129 5D2C80	812C	117	353	BEQH	1, PL, RUNFF			IF NO ERROR AND ADDR. NOT = TO 0101 NEXT TEST	
	118	354		BEQL	1, PH, RUNFFF				
	119	355	*	B	INIT8				
	120	356	*						
812A D5F880	81F8	121	357	*				PRINT ERROR ON CRT	
812B DCCB80	80CB	122	358	ERROR3	SB	ERROR		EXECUTE SAME TEST AGAIN	
	123	359		B		TEST7			
	124	360	*						
812C AC0616	125	361	*					STEP MAX ADDR. LOW ORDER BY 1	
812D AC0717	126	362	INT8	AI	1,F6,F6			STEP MAX ADDR. HIGH ORDER BY 1	
	127	363		AI	1,F7,F7				
	128	364	*						
812E AOC08F	129	365	TEST8	MVI	38,F0			PRINT TEST#8 ON CRT	
812F 55E880	81E8	130	366	SB	TEST#			LOAD PC'S = TO 0	
8130 190000	0000	131	367	LPI	0000			INIT ADDR. POINTER	
8131 81800F	132	368		TPA	,00			INIT ADDR. COUNTER	
8132 01804F	133	369		TPA	,04			GET ADDR. POINTER	
8133 8B800F	134	370	FLVCHK	TAP	,00			PUT PC LOW IN FILE REG 5 FOR TEST	
8134 A00508	135	371		MV	PL,F5				

8135 280515	136	372	ANDI	01,F5,F5	MASK OFF ALL BUT BIT 0	
8136 F13D15	813D	137	373	01,F5,WRODD	IF ADDR. IS ODD GO WRITE ODD	
	138	374	*			
	139	375	*			
8137 9D010D	810D	140	376	WREVEN	LPI RETURN1	
8138 01801F	141	377	TPA	,01	PUT RETURN ADDR. IN PC'S	
8139 9D0143	8143	142	378	LPI	SAVE RETURN ADDR. IN AUX 1	
813A 01802F	143	379	TPA	PCCNTL	LOAD PC'S NEXT ROUTINE ADDR.	
813B 54FD80	80FD	144	380	,02	SAVE ADDR. IN AUX 2	
813C 5D0880	8108	145	381	SB	SET UP STACK FOR WRITE CONT. MEM.	
	146	382	*	B	EVEN ADDR. GO WRITE A NOP HERE	
	147	383	*			
813D 9D0168	8168	148	384	WRODD	LPI RETURN3	
813E 01801F	149	385	TPA	,01	PUT RETURN ADDR. IN PC'S	
813F 9D0143	8143	150	386	LPI	SAVE ADDR. AUX 1	
8140 01802F	151	387	TPA	PCCNTL	LOAD PC'S WITH ADDR. OF NEXT ROUTINE	
8141 54FD80	80FD	152	388	,02	SAVE ADDR. IN AUX 2	
8142 DD6380	8163	153	389	SB	SET UP STACK FOR WRITE CONT. MEM.	
	154	390	*	B	ODD ADDR. GO WRITE SUB BRANCH "TSTADD"	
	155	391	*			
8143 8B800F	156	392	PCCNTL	TAP	GET ADDR. POINTER	
8144 000FEF	157	393	OR	,00	INCREMENT POINTER BY 1	
8145 0200E8	158	394	MVX	+,,	MOVE PC'S TO FILE REGS FOR TEST	
8146 81800F	159	395	TPA	FPHL,F1FO	SAVE UPDATED ADDR. POINTER	
8147 D93306	8133	160	396	BNR	,00	CHECK TO SEE IF ADDR. = "00"
8148 D14A17	814A	161	397	BER	F0,F6,FLVCHK	SEE IF PC'S = TO LAST VALID CM ADDR.
8149 DD3380	8133	162	398	B	F1,F7,CMEXEC	GO CHECK ODD OR EVEN THEN WRITE
	163	399	*	FLVCHK		
	164	400	*			
814A 190000	0000	165	401	CMEXEC	LPI 0000	LOAD PC'S TO = 0
814B 05800F	166	402	TPS	,	PUSH 0 ON THE STACK	
814C 87800F	167	403	SR	,	START PROGRAM EXECUTION AT LOCATION 0	
	168	404	*			
	169	405	*			
814D 0B804F	170	406	CMCONT	TAP ,04	PUT ADDR. COUNTER IN PC'S	
814E 000FEF	171	407	OR	+,,	STEP COUNT BY 1	
814F 000FEF	172	408	OR	,04	STEP COUNT BY 1 (TOTAL STEPS = 2)	
8150 01804F	173	409	TPA	,04	SAVE UPDATED COUNT	
8151 8B800F	174	410	TAP	,00	GET NEXT CM ADDR.	
8152 05800F	175	411	TPS	,	PUSH ADDR. ON STACK	
8153 87800F	176	412	SR	,	POP STACK START EXECUTION AT CM ADDR.	
	177	413	*			
	178	414	*			
8154 8D800F	179	415	TSTADD	TSP ,00	SAVE UPDATED CM ADDR. RESULTING FROM SB	
8155 81800F	180	416	TPA	,00	STORE ADDR.. AUX 0	

				GET ADDR. COUNTER
				MOVE ADDR. COUNTER TO FILE REGS
				GET UPDATED CM ADDR.
				DECREMENT ADDR. POINTER BY 1 (TOTAL -2)
				DECREMENT ADDR. POINTER BY 1 (TOTAL -2)
				COMPARE TO SEE IF COUNT = TO ADDR.
				COMPARE TO SEE IF COUNT = TO ADDR.
				COMPARE TO SEE IF COUNT = TO ADDR.
181	417	TAP	,04	
		MVX	PHPL,F3F2	
182	418	TAP	,00	
		OR	-,-,	GET UPDATED CM ADDR.
183	419	TAP	-,-,	
		OR	-,-,	
184	420	BNR	F3,PH,ERROR4	
		BER	F2,PL,ERROR4	
185	421	BNR		
		B		
186	422	BNR		
187	423	BNR		
188	424	*		
189	425	*		GET UPDATED CM ADDR. PUT ADDR. IN PC'S
				LAST CONT MEM ADDR. LOW ORDER?
190	426	TSTEND	,00	LAST CONT MEM ADDR. HIGH ORDER?
		BNR	F6,PL,CMCNT	
191	427	BER	F7,PH,RESMAX	
		B	CMCNT	
192	428			NOT LAST ADDR. GO EXECUTE AGAIN
193	429	*		
194	430	*		
195	431	*		
196	432	ERROR4	SB	
		B	TEST8	
197	433	*		
198	434	*		
199	435	*		
200	436	WRTSBL	MVI	
			0D5,K	
201	437	XORI	OFF,K,K	
		MVI	80,PL	
202	438	MVI	54,PH	
		SR,WCM	,	
203	439	MVI	,	
		SR,RETURN3	SR	
204	440	RETURN3	SR	
		205	441	
		206	442	*
		207	443	*
		208	444	RESMAX
		209	445	XORI
		210	446	BNEL
		211	447	BNEH
		212	448	BEQH
		213	449	BNEH
		214	450	5,F7,ERROR4
		215	451	XORI
		216	452	BNEL
		217	453	BNEH
		218	454	4,F7,ERROR4
		219	455	4,F7,ERROR4
		220	456	B
		221	457	*
		222	458	*

```

1   460 *
2   461 *TEST READ WRITE DATA MEMORY (16K)
3   462 *
4   463 TEST9    MVI      SB      39,FO
5   464          TEST#    SB      TEST#*
6   465          MVI      5A,FO
7   466          MVI      OA5,F1
8   467          LPI      0000
9   468          SB      WRTDM
10  469          LPI      0000
11  470          SB      SEC1
12  471          MVI      5A,FO
13  472          MVI      OA5,F1
14  473          SB      READM
15  474          B      TESTA
16  475          *
17  476          *
18  477 WRTDM    OR,W1
19  478          OR,W1
20  479          BNEL
21  480          BNEH
22  481          BNEL
23  482          BEQH
24  483          B      WRTDM
25  484          SR
26  485          *
27  486          *
28  487 READM    OR,R
29  488          MV      +,FO,
30  489          BNR
31  490          MV      +,F1,
32  491          BNR
33  492          OR
34  493          BNEL
35  494          BNEH
36  495          BNEL
37  496          BEQH
38  497          B      READM
39  498          SR
40  499          *
41  500          *
42  501 ERROR9  SB      ERROR
43  502          B      TEST9
44  503          *
45  504          *TEST VARIOUS BRANCH INST. AND +- PC'S

```

PUT A "9" IN FO
PRINT "TEST#9" ON CRT
PUT WRITE PATTERN IN FO "5A"
PUT WRITE PATTERN 2 IN F1 "A5"
SET PC'S TO POINT AT FIRST MEMORY LOCATION
GO WRITE 16K OF DATA MEMORY
SET PC'S TO POINT TO FIRST MEMORY LOCATION
WAIT FOR APP. 1 SECOND BEFORE READ

GO READ AND CHECK 16K OF DATA MEMORY

WRITE FIRST LOCATION WITH "5A" STEP PC'S
WRITE NEXT LOCATION WITH "A5" STEP PC'S
CHECK TO SEE IF THIS IS LAST ADDR. IN 16K

IF NOT THE LAST ADDR. GO WRITE
THIS IS THE LAST ADDR. GO READ AND CHECK

READ THE FIRST DATA MEMORY LOCATION STEP PC'S
DISPLAY DATA MEMORY
READ DATA SHOULD = F1 "A5"
DISPLAY DATA MEMORY
READ DATA SHOULD = FO "5A"
STEP PC'S TO POINT TO NEXT EVEN LOCATION
CHECK TO SEE IF LAST LOC. IN 16K OF DM

IF NOT LAST LOC. NEXT READ AND CHECK
LAST ADDR. IN 16K OF DATA MEM., NEXT TEST

PRINT "ERROR" ON CRT
RESTART SAME TEST

```

46      505 *          MVI    41,F0
        47  506 TESTA   SB     TEST#*
        48  507          MVI    00,F0
        49  508          MVI    OFF,F1
        50  509          LPI    0000
        51  510          BER    +,FO,*+2
        52  511          B     SHOULD BRANCH INCREMENT PC'S
        53  512          ERRORA
        54  513          BNEL   1,PL,ERRORA
        55  514          BNR   -,F1,*+2
        56  515          B     SHOULD BRANCH DECREMENT PC'S
        57  516          BNEL   0,PL,ERRORA
        58  517          LPI    0000
        59  518          OR,WI
        60  519          OR,WI
        61  520          OR,R
        62  521          LPI    +,FO,
        63  522          BER   -,FO,
        64  523          BNEL   READ MEMORY LOC 00000, 0001 INTO CH CL
        65  524          BER   WRITE "00" IN LOCATION 0000
        66  525          CL+,FO,*+2
        67  526          B     SET PC'S = 0000
        68  527          BNEL   SHOULD BRANCH AND INCREMENT PC'S
        69  528          BNEL   ERROR IF NO BRANCH
        70  529          B     PC SHOULD = 0001
        71  530          BER   SHOULD BRANCH AND DECREMENT PC'S
        72  531          B     ERROR IF NO BRANCH
        73  532          BNEL   PC SHOULD = 0000
        74  533          B     SET F3 = ALL 1'S
        75  534          BFL   OFF,F3
        76  535          B     SHOULD BRANCH (F3 = FF)
        77  536          BEQL  OF,F3,*+2
        78  537          B     ERROR IF NO BRANCH OCCURRED
        79  538          BNEL   OFF,F3,*+2
        80  539          B     SHOULD BRANCH F3 NOT = 0
        81  540          MV    OFF,F3,*+2
        82  541          BLR   OFF,F3
        83  542          B     SHOULD BRANCH F3 = TO FF
        84  543          BLRX  OF,F3,*+2
        85  544          B     ERROR IF NO BRANCH
        86  545          BER   OFF,F3,*+2
        87  546          BNEL   SHOULD BRANCH F3 NOT = TO 0
        88  547          MV    OFF,F0
        89  548          F0,F1
        90  549          01,F2
        91  540          MVI   PUT "0" IN F3
        92  541          BLR   SHOULD BRANCH "1" LESS THAN "FF"
        93  542          B     ERROR IF NO BRANCH
        94  543          BLRX   F3F2,F1F0,*+2
        95  544          B     SHOULD BRANCH "1" LESS THAN "FF"
        96  545          BER   F0,F1,*+2
        97  546          B     ERROR IF NO BRANCH
        98  547          SB    SHOULD BRANCH F0 = TO F1
        99  548          SB    ERROR IF NO BRANCH
        100 549          B     SEC1
        101 550          INITCRT
        102 551          TEST0

```

3/29/78

81C4 D5F880	81F8	91	550	*	
81C5 5D9880	8198	92	551	*	
		93	552	ERRORA	SB
		94	553		B
		95	554	*	

PRINT ERROR ON CRT
REPEAT TEST

81C6 A00E5F	1	556	ENABLE5	MVI	5, K	SET CRT ADDR.	
81C7 178C00	2	557	ENABLE	C10	OC0	ADDR. STROBE	
81C8 55C980	81C9	3	558	DELAY10	SB	DELAY5	
81C9 55CA80	81CA	4	559	DELAY5	SB	*+1	
81CA D5CB80	81CB	5	560	SB		*+1	
81CB 200F0F	6	561	NOP	NOP	,		
81CC 200F0F	7	562	NOP	NOP	,		
81CD 87800F	8	563	*	SR	,		
81CE 69CE8D	81CE	9	564	*			
81CF 55C980	81C9	10	565	*			
81D0 978200	81C9	11	566	OBSTROBE BFL	8, SH,*	WAIT FOR DEVIE READY	
81D1 DDC980	81C9	12	567	SB	DELAY5		
81D2 A00DBD	81CE	13	568	C10	20		
81D3 284DFD	81C9	14	569	B	DELAY5		
81D4 55C680	81C6	15	570	*			
81D5 A00E3F	81CE	16	571	*			
81D6 D5CE80	81CE	17	572	INIT	ORI	INHIBIT INPUT	
81D7 87800F	81CE	18	573	ANDI	SB	SET NO TRAP, 40BIT, HALT/STEP OFF	
81D8 55C680	81C6	19	574	SB	ENABLE5		
81D9 200EDF	81CE	20	575	MVI	03, K		
81DA D5CE80	81CE	21	576	SB	OBSTROBE	CLEAR CRT	
81DB A00EAF	81CE	22	577	SR	,		
81DC D5CE80	81CE	23	578	*			
81DD 87800F	81CE	24	579	*			
81DE 55C680	81C6	25	580	CRLF	SB	ENABLE5	THIS ROUTINE PRINTS CARRIAGE RETURN LINE FEED
81DF 208E0F	81CE	26	581	MVI	0D, K		
81E0 D5CE80	81CE	27	582	SB	OBSTROBE	CR	
81E1 87800F	81CE	28	583	MVI	0A, K		
81DD 87800F	81CE	29	584	SB	OBSTROBE	LF	
81DE 55C680	81C6	30	585	SR	,		
81DF 208E0F	81CE	31	586	*			
81E0 D5CE80	81CE	32	587	*			
81E1 87800F	81CE	33	588	SPACE	SB	ENABLE5	
81E2 55C680	81C6	34	589	SB	20, K		
81E3 200E1F	81CE	35	590	MVI	OBSTROBE	PRINT A SPACE	
81E4 D5CE80	81CE	36	591	SB	,		
81E5 A00E3F	81CE	37	592	*			
81E6 D5CE80	81CE	38	593	*			
81E7 87800F	81CE	39	594	INITCRT	SB	ENABLE5	
		40	595	MVI	01, K		
		41	596	SB	OBSTROBE	HOME CURSOR	
		42	597	MVI	03, K		
		43	598	SB	OBSTROBE	CLR CRT	
		44	599	SR	,		
		45	600	*			

```

46   601 *      602 TEST#    SB      MV1      ENABLE5
     81E8 55C680 81C6 47      603      MV1      54,K
     81E9 214E4F 81CE 48      604      SB      OBSTROBE
     81EA D5CE80 81CE 49      605      MV1      45,K
     81EB 210E5F 81CE 50      606      SB      OBSTROBE
     81EC D5CE80 81CE 51      607      MV1      53,K
     81ED A14E3F 81CE 52      608      SB      OBSTROBE
     81EE D5CE80 81CE 53      609      MV1      54,K
     81EF 214E4F 81CE 54      610      SB      OBSTROBE
     81F0 D5CE80 81CE 55      611      MV1      23,K
     81F1 208E3F 81CE 56      612      SB      OBSTROBE
     81F2 D5CE80 81CE 57      613      SB      SPACE
     81F3 55DE80 81DE 58      614      SB      PRTBYTE
     81F4 560680 8206 59      615      NOP
     81F5 200F0F 81D8 60      616      SB      CRLF
     81F6 55D880 81D8 61      617      SR      .
     81F7 87800F 81C6 62      618      *
     81F8 55C680 81C6 63      619      *
     81F9 210E5F 81CE 64      620      ERROR    SB      ENABLE5
     81FA D5CE80 81CE 66      621      MV1      45,K
     81FB 214E2F 81CE 67      622      SB      OBSTROBE
     81FC D5CE80 81CE 68      623      MV1      52,K
     81FD 214E2F 81CE 69      624      SB      OBSTROBE
     81FE D5CE80 81CE 70      625      MV1      52,K
     81FF 210EFF 81CE 71      626      SB      OBSTROBE
     8200 D5CE80 81CE 72      627      MV1      4F,K
     8201 214E2F 81CE 73      628      SB      OBSTROBE
     8202 D5CE80 81CE 74      629      MV1      52,K
     8203 55D880 81D8 75      630      SB      OBSTROBE
     8204 567880 8278 76      631      SB      CRLF
     8205 87800F 8278 77      632      SB      SEC1
     8205 87800F 8205 78      633      SR      ,
     8206 55C680 81C6 79      634      *
     8207 A00E00 81CE 80      635      PRTBYTE SB      ENABLE5
     8208 D5CE80 81CE 81      636      MV      F0,K
     8209 87800F 81CE 82      637      SB      OBSTROBE
     8209 87800F 83      638      SR      ,
     820A 21430F 85      640      SYSPE    MV1      C'P',F3
     820B 21025F 86      641      SYSVE    MV1      C'E',F2
     820C 2100DF 87      642      MV1      C'M',FO
     820D 55C680 81C6 88      643      SYSERROR SB      ENABLE5
     820E 200E1F 89      644      MV1      01,K
     820F D5CE80 81CE 90      645      SB      OBSTROBE

```

TEST NUMBER X IS PRINTED

WAIT APP. ONE SECOND FOR DISPLAY PURPOSES

THESE ROUTINES PRINT PARITY ERROR ADDR.

3/29/78

8210 208E0F	91	646	MVI	20,K
8211 A0040F	92	647	MVI	00,F4
8212 D5CE80	81CE	93	648	SPACEOUT SB
8213 98C44F	94	649	AC ,1	F4 ,F4
8214 7E1254	8212	95	650	BNEH
8215 200E1F	96	651	MVI	01,K
8216 D5CE80	81CE	97	652	OBSTROBE
8217 208EAF	98	653	MVI	C'*',K
8218 D5CE80	81CE	99	654	OBSTROBE
8219 D5CE80	81CE	100	655	OBSTROBE
821A D5CE80	81CE	101	656	OBSTROBE
821B 55DE80	81DE	102	657	SPACE
821C A14E3F	81CE	103	658	C'S',K
821D D5CE80	81CE	104	659	OBSTROBE
821E A14E9F	81CE	105	660	C'Y',K
821F D5CE80	81CE	106	661	OBSTROBE
8220 A14E3F	81CE	107	662	C'S',K
8221 D5CE80	81CE	108	663	OBSTROBE
8222 214E4F	81CE	109	664	C'T',K
8223 D5CE80	81CE	110	665	OBSTROBE
8224 210E5F	81DE	111	666	C'E',K
8225 D5CE80	81CE	112	667	OBSTROBE
8226 A10EDF	81CE	113	668	C'M',K
8227 D5CE80	81CE	114	669	OBSTROBE
8228 55DE80	81DE	115	670	SPACE
8229 210E5F	81CE	116	671	C'E',K
822A D5CE80	81CE	117	672	OBSTROBE
822B 214E2F	81CE	118	673	C'R',K
822C D5CE80	81CE	119	674	OBSTROBE
822D 214E2F	81CE	120	675	C'R',K
822E D5CE80	81CE	121	676	OBSTROBE
822F 210EFF	81DE	122	677	C'O',K
8230 D5CE80	81CE	123	678	OBSTROBE
8231 214E2F	81CE	124	679	C'R',K
8232 D5CE80	81CE	125	680	OBSTROBE
8233 55DE80	81DE	126	681	SPACE
8234 A08E8F	81CE	127	682	C(' ',K
8235 D5CE80	81CE	128	683	OBSTROBE
8236 A00E03		129	684	F3,K
8237 D5CE80	81CE	130	685	OBSTROBE
8238 200E02		131	686	F2,K
8239 D5CE80	81CE	132	687	OBSTROBE
823A 200E01		133	688	F1,K
823B D5CE80	81CE	134	689	OBSTROBE
823C A00E00		135	690	F0,K

823D D5CE80	81CE	136	691	SB	OBSTROBE	
823E 55DE80	81DE	137	692	SB	SPACE	
823F 200009		138	693	MV	PH,FO	
8240 D64F80	824F	139	694	SB	PRTBITE	
8241 A00008		140	695	MV	PL,FO	
8242 D64F80	824F	141	696	SB	PRTBITE	
8243 208E9F		142	697	MVI	C')',K	
8244 D5CE80	81CE	143	698	SB	OBSTROBE	
8245 55DE80	81DE	144	699	SB	SPACE	
8246 208EAF		145	700	MVI	C'*',K	
8247 D5CE80	81CE	146	701	SB	OBSTROBE	
8248 D5CE80	81CE	147	702	SB	OBSTROBE	
8249 D5CE80	81CE	148	703	SB	OBSTROBE	
824A DDD880	81D8	149	704	B	CRLF	
		150	705	*		
		151	706	*		
		152	707	PRTBIT1	BLER	F2,F1,*+2
	824D AC0272	153	708	A1		07,F2,F2
	824D 200E02	154	709	MV		F2,K
	824E 5DCE80	81CE	155	710	B	OBSTROBE
	824F A0C19F		156	711	PRTBIT1	MVI
	8250 20C30F		157	712	MVI	39,F1
	8251 8C4203		158	713	SHHH	30,F3
	8252 564B80	824B	159	714	SB	F0,F3,F2
	8253 084203		160	715	SHHL	PRTBIT1
	8254 DE4B80	824B	161	716	B	F0,F3,F2
		162	717	*	PRTBIT1	
		163	718	*		
		164	719	PE24	TSP	*
				OR		-,,
				MVX	PHPFL, FIFO	
				LPI	BDPARY	
				BNR	F1,PH,*+5	
				BER	F0,PL,BDPARY1	
				LPI	BDPARY1	
				BNR	F1,PH,*+2	
				BER	F0,PL,RETURN	
				MVX	FIFO, PHPFL	
				MVI	C'C',F1	
				SB	SYSPE	
				B	*	
		178	733	*		
		179	734	PE8	TSP	
		180	735		OR	-,,

FAILING ADDR TO PC'S
DECREMENT ADDR BY 1
PUT PC'S IN FILE REGS. FOR COMPARE
LOAD PC'S WITH BAD PARITY LOCATION ADDR.
BRANCH IF THIS IS A REAL PARITY ERROR.

EXECUTE SECOND CMPE TEST
LOAD PC'S WITH BAD PARITY LOCATION # 2
BRANCH IF THIS SI A REAL PARITY ERROR
PARITY TEST OK SET UP TO RETURN TO PROG.
PUT PC'S BACK FOR CMPE PRINT OUT
SET UP F1 TO PRINT OUT "PECM"
PRINT OUT CONTROL MEM PARITY ERROR INFO
HANG HERE UNTIL RESET IS STRUCK

FAILING ADDR. TO PC'S
DECREMENT ADDR.

```

8264 A1014F      181    736    MVI      C'D',F1
8265 560A80      820A   182    737    SB      SYSPE
8266 DE6680      8266   183    738    B      *
184    739    *
185    740    *
186    741    FILCHK  MVI      5A,K
187    742    BNR     FO,K,ERROR
188    743    MVI      0A5,K
189    744    BNR     F1,K,ERROR
190    745    MVI      5A,K
191    746    BNR     F2,K,ERROR
192    747    MVI      55,K
193    748    BNR     F3,K,ERROR
194    749    MVI      0AA,K
195    750    BNR     F4,K,ERROR
196    751    MVI      0A5,K
197    752    BNR     F5,K,ERROR
198    753    MVI      5A,K
199    754    BNR     F6,K,ERROR
200    755    MVI      0A5,K
201    756    BNR     F7,K,ERROR
202    757    SR      ,
203    758    *
204    759    *
205    760    SEC1    MVI      00,F0
206    761    RESTRT MVI      00,K
207    762    WAIT1   AI      01,K,X
208    763    BNEL    BEQH
209    764    BEQH
210    765    SB      DELAY50
211    766    B      WAIT1
212    767    WAIT2   AI      1,FO,FO
213    768    BNEL    OB,FO,*+2
214    769    BEQH
215    770    B      RESTRT
216    771    SR      ,
217    772    DELAY50 M
218    773    SB      DELAY10
219    774    SB      DELAY10
220    775    SB      DELAY10
221    776    SB      DELAY10
222    777    SR      ,
223    778    *
224    779    *
225    780    *

```

THIS ROUTINE CHECKS WORST CASE PATT. UNCHAGED

SET UP F1 TO PRINT OUT "PDEM"
PRINT OUT DATA MEMORY PARITY ERROR
HANG HERE WAITING FOR RESET TO BE STRUCK

THIS ROUTINE FORCES A SERIES OF INST. DELAYS
APP=TO ONE SECOND

828A	55C680	81C6	226	781	*		
828B	210E9F		227	782	CMAMNT	SB	ENABLE5
828C	D5CE80	81CE	228	783		MV1	C'1',K
828D	A10EEF		229	784		SB	OBSTROBE
828E	D5CE80	81CE	230	785		MV1	C'N',K
828F	A14E0F		231	786		SB	OBSTROBE
8290	D5CE80	81CE	232	787		MV1	C'P',K
8291	A14E5F		233	788		SB	OBSTROBE
8292	D5CE80	81CE	234	789		MV1	C'U',K
8293	214E4F		235	790		SB	OBSTROBE
8294	D5CE80	81CE	236	791		MV1	C'T',K
8295	55DE80	81DE	238	792		SB	OBSTROBE
8296	A10E1F		239	793		SB	SPACE
8297	D5CE80	81CE	240	794		MV1	C'A',K
8298	A10EDF		241	795		SB	OBSTROBE
8299	D5CE80	81CE	242	796		MV1	C'M',K
829A	210EFF		243	797		SB	OBSTROBE
829B	D5CE80	81CE	244	798		MV1	C'O',K
829C	A14E5F		245	799		SB	OBSTROBE
829D	D5CE80	81CE	246	800		MV1	C'U',K
829E	A10EEF		247	801		SB	OBSTROBE
829F	D5CE80	81CE	248	802		MV1	C'N',K
82A0	214E4F		249	803		SB	OBSTROBE
82A1	D5CE80	81CE	250	804		MV1	C'T',K
82A2	55DE80	81DE	251	805		SB	OBSTROBE
82A3	210EFF		252	806		SB	SPACE
82A4	D5CE80	81CE	253	807		MV1	C'O',K
82A5	210E6F		254	808		SB	OBSTROBE
82A6	D5CE80	81CE	255	809		MV1	C'F',K
82A7	55DE80	81DE	256	810		SB	OBSTROBE
82A8	210E3F		257	811		MV1	C'C',K
82A9	D5CE80	81CE	258	812		SB	OBSTROBE
82AA	210EFF		259	813		MV1	C'O',K
82AB	D5CE80	81CE	260	814		SB	OBSTROBE
82AC	A10EEF		261	815		MV1	C'N',K
82AD	D5CE80	81CE	262	816		SB	OBSTROBE
82AE	214E4F		263	817		MV1	C'T',K
82AF	D5CE80	81CE	264	818		SB	OBSTROBE
82B0	214E2F		265	819		MV1	C'R',K
82B1	D5CE80	81CE	266	820		SB	OBSTROBE
82B2	210EFF		267	821		MV1	C'O',K
82B3	D5CE80	81CE	268	822		SB	OBSTROBE
82B4	210ECF		269	823		MV1	C'L',K
82B5	D5CE80	81CE	270	824		SB	OBSTROBE

82B6 55DE80	81DE	271	826	SB	SPACE
82B7 A10EDF	272	827	827	MVI	C'M',K
82B8 D5CE80	81CE	273	828	SB	OBSTROBE
82B9 210E5F	274	829	829	MVI	C'E',K
82BA D5CE80	81CE	275	830	SB	OBSTROBE
82BB A10EDF	276	831	831	MVI	C'M',K
82BC D5CE80	81CE	277	832	SB	OBSTROBE
82BD A08EEF	278	833	833	MVI	C' ',K
82BF 55DE80	81DE	279	834	SB	SPACE
82BF A08E8F	280	835	835	MVI	C' ',K
82C0 D5CE80	81CE	281	836	SB	OBSTROBE
82C1 A0CE0F	282	837	837	MVI	C'0',K
82C2 D5CE80	81CE	283	838	SB	OBSTROBE
82C3 20CEDF	284	839	839	MVI	C'=',K
82C4 D5CE80	81CE	285	840	SB	OBSTROBE
82C5 20CE1F	286	841	841	MVI	C'1',K
82C6 D5CE80	81CE	287	842	SB	OBSTROBE
82C7 A0CE6F	288	843	843	MVI	C'6',K
82C8 D5CE80	81CE	289	844	SB	OBSTROBE
82C9 A10EBF	290	845	845	MVI	C'K',K
82CA D5CE80	81CE	291	846	SB	OBSTROBE
82CB 55DE80	81DE	292	847	SB	SPACE
82CC 20CE1F	293	848	848	MVI	C'1',K
82CD D5CE80	81CE	294	849	SB	OBSTROBE
82CE 20CEDF	295	850	850	MVI	C'=',K
82CF D5CE80	81CE	296	851	SB	OBSTROBE
82D0 20CE2F	297	852	852	MVI	C'2',K
82D1 D5CE80	81CE	298	853	SB	OBSTROBE
82D2 A0CE0F	299	854	854	MVI	C'0',K
82D3 D5CE80	81CE	300	855	SB	OBSTROBE
82D4 A10EBF	301	856	856	MVI	C'K',K
82D5 D5CE80	81CE	302	857	SB	OBSTROBE
82D6 208E9F	303	858	858	MVI	C'),K
82D7 D5CE80	81CE	304	859	SB	OBSTROBE
82D8 55DE80	81DE	305	860	SB	SPACE
82D9 87800F	306	861	861	SR	,
	307	862	*		
	308	863	*		
	309	864	RETURN	MVX	FIFO PHPL
	310	865		AI	1,PL,PL
	311	866	TPS	,	INCREMENT PC'S TO POINT AT RETURN ADDR.
	312	867	SR	,	PUT PC'S ON STACK
	313	868	*		POP STACK FORCE PROGRAM TO RETURN AFTER PECM TEST
	314	869	*		
	315	870	BDPARY	B	*
					EDIT THESE LOCATIONS TO CONTAIN BAD PARITY

FILE = TPSUBR2 ,3/24/78 PAGE 22

3/29/78

82DF 5EDF80 82DF 316 871 BDPARY1 B *
82E0 DC2C80 802C 317 872 B *INTEST
318 873 *END

TO FORCE CONTROL MEM PARITY ERROR FOR TESTING

NUMBER OF LINES IN ERROR = 0 NO. OF WARNINGS = 0

NO. OF SYMBOLS = 99 OVERFLOWS = 43

SYMBOL	VALUE	DEFN	REFERENCES
BDFARY	82DE	0870	0052 0722
BDFARY1	82DF	0871	0724 0725
CHECK1	8075	0138	0117
CHRTST	8123	0349	
CMAINT	828A	0182	0056
CNCCONT	814D	0406	0427 0429
CMEEXEC	814A	0401	0397
CNTTEST	8065	0122	0111 0153 0163 0173
COMPIN	8172	0453	0447
CRLF	81D8	0580	0055 0057 0616 0631 0704
DELAY10	81C8	0558	0772 0773 0774 0775 0776
DELAY5	81C9	0559	0558 0567 0569
DELAY50	8284	0772	0765
ENABLE	81C7	0557	0060
ENABLE5	81C6	0556	0574 0580 0588 0594 0602 0620 0635 0643 0782
ERROR	81F8	0620	0083 0097 0138 0139 0140 0141 0142 0143 0234 0358 0432 0501 0552 0742 0744 0746 0748 0750 0752
ERROR0	80C9	0234	0217 0218 0219 0220
ERROR3	812A	0358	0350 0351 0352
ERROR4	8161	0432	0422 0423 0445 0446 0448 0450 0451 0454 0455
ERROR9	8196	0501	0489 0491
ERRORA	81C4	0552	0512 0513 0515 0516 0523 0524 0526 0527 0530 0532 0534 0536 0542 0544 0546
FILCHK	8267	0741	0754 0756
FLVCHK	8133	0370	0396 0398
INCRF3	80C3	0225	0223
INCRK	80BA	0216	0210
INCRPC	80C5	0227	0224
INCRPH	80AC	0202	0199
INCRPL	80A7	0197	0185
INIT	81D2	0572	
INIT8	812C	0362	0355
INITGMT	8060	0115	0110
INITCRT	81E2	0594	0030 0548
INITIAL0	8010	0021	0005 0023 0024 0028 0029
INITIAL1	8023	0042	0006 0007 0008 0009 0010 0011 0012 0013 0014 0015
INITIAL2	802B	0052	0016
INPUT	8032	0061	
INSTACK	80FD	0299	0245 0255 0265 0275 0285 0295 0380 0388
INTEST	802C	0055	0067 0872
LOOPA	8045	0082	0087


SYMBOL	VALUE	DEFN	REFERENCES
LOOPADD	809B	0185	0201 0205
LOOPB	8051	0096	0101
OBSTROBE	81CE	0566	0038 0047 0576 0582 0584 0590 0596 0598 0604 0606 0608 0610 0612 0622 0624 0626 0628 0630 0637
PCCNTL	8143	0392	0378 0386
PE24	8255	0719	0002
PE8	8262	0734	0004
PRINT?	8036	0065	0062
PRTBIT1	824B	0707	0714 0716
PRTBYTE	824F	0711	0694 0696
PRTBYTTE	8206	0635	0066 0614
READ2	806D	0130	0115
READCM	80B4	0210	0229
READMM	818A	0487	0473 0493 0494 0495 0497
RESMAX	8169	0444	0428
RESTRT	8279	0761	0770
RETURN	82DA	0864	0727
RETURN1	810D	0317	0241 0251 0261 0376
RETURN2	8113	0325	0271 0281 0291
RETURN3	8168	0441	0384
RUNF	8114	0328	0293
RUNFF	8119	0335	0353
RUNFFFF	811E	0342	0354
SECL	8278	0760	0470 0547 0632
SPACE	81DE	0588	0613 0657 0670 0681 0692 0699 0793 0806 0811 0826 0834 0847 0860
SPACHTOUT	8212	0648	0650
SYSERROR	820D	0643	
SYSPE	820A	0640	0730 0737
SYSVE	820B	0641	
TEST#	81E8	0602	0079 0093 0107 0150 0160 0170 0179 0238 0366 0464 0507
TEST0	803F	0076	0070 0073 0549
TEST1	804B	0090	
TEST2	8057	0104	
TEST3	807C	0147	0112
TEST4	8084	0157	0154
TEST5	808C	0167	0164
TEST6	8094	0178	0174 0235

SYMBOL CROSS REFERENCE

PAGE 25

3/29/78

SYMBOL	VALUE	DEFN	REFERENCES
TEST7	80CB	0237	0226 0233 0359
TEST8	812E	0365	0433
TEST9	8176	0463	0456 0502
TESTA	8198	0506	0474 0553
TSTADD	8154	0415	
TSTEND	815D	0426	
WAIT1	827A	0762	0766
WAIT2	827F	0767	
WREVEN	8137	0376	
WRDD	813D	0384	0373
WRT10	80E5	0269	0263
WRT100	80ED	0279	0273
WRT1000	80F5	0289	0283
WRTDMM	8182	0477	0468 0479 0480 0481 0483
WRTFF	80CD	0239	
WRTFFF	80D5	0249	0243
WRTFFFF	80DD	0259	0253
WRTNOP	8108	0312	0246 0266 0381
WRTSB	810E	0320	0276 0286 0296
WRTSBI	8163	0436	0389
ZERO	8039	0068	0063



MODULE REPAIR GUIDE

EDITED BY CUSTOMER ENGINEERING DIVISION

NO.4.4

210-6791 TEST PROGRAM

May 19, 1978

1. INTRODUCTION

210-6791 STACK AUXILIARY REGISTER TEST PROGRAM

The 210-6791 test program was written to be used as a helpful aid in the troubleshooting and repair of the 6791 module.

This program is similar in many respects to the 210-6790 test program, ie. utilizing preliminary tests, advancing onward to more detailed tests, and providing visual display of test results wherever possible.

This program is designed to run exclusively from PROM. It is very important to run this program with all KNOWN GOOD MODULES before attempting to repair any other module.

2. INSTALLATION/OPERATION

The standard 2200VP system repair equipment is utilized for testing the 6791 module. The only additional equipment required is a set of debug PROMS located as follows:

PROM #	LOCATION
378-2204	6789 - L27
378-2205	6789 - L28
378-2206	6789 - L29

The only installation required is to physically remove the boot/utility PROMS from the 6789 and replace them with the 6791 debug PROMS.

Printed in U.S.A.

WANG

LABORATORIES, INC.

ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01851, TEL. (617) 851-4111, TWX 710 343-6769, TELEX 94-7421

3. GENERAL TEST INFORMATION

POWER ON

As power is applied to the system, a micro trap to PROM location 8003 occurs which begins test operation.

START

START should clear the CRT display and locate the cursor at home position. This, of course, depends on the ability of the 6791 module to decode and execute both a SB (subroutine branch) and a SR (subroutine return).

There are also several other logic functions occurring during execution of this small subroutine. If the CRT display is not cleared, it is because this routine failed to execute properly.

INITIAL

INITIAL is a short routine that tests the ability of the Program Counter (PH, PL) to be cleared (set to 0000) and set (set to FFFF). Some of the logic functions tested are: the LPI instruction (LOAD PC'S IMMEDIATE) instruction, and the XOP instruction (EXTENDED OPERATION).

If an error occurs during execution, the program will loop in this routine until the error is cleared.

If no error occurs in the routine, a "0" should be printed on the CRT and the program advances to INITIAL 0.

INITIAL 0

INITIAL 0 checks that Auxiliary Register 00 can be cleared (set to 0000) and set (set to FFFF). The TPA (TRANSFER PC'S TO AUXILIARY REGISTER) instruction is tested for the first time during execution of this routine.

If an error occurs, the program will loop until the error is cleared. If no error occurs, the program will print a "1" on the CRT and continue on to INITIAL 1.

INITIAL 1

INITIAL 1 checks that Stack Address 0000 can be written with both all zeros and all ones (0000, FFFF). The TPS (TRANSFER PC'S TO STACK) instruction, and the TSP (TRANSFER STACK TO PC'S) instruction are first executed during this routine.

If an error occurs, the program will loop in this test. If no error occurs, the program prints a "2" on the CRT and continues on to INITIAL 2.

INITIAL 2

INITIAL 2 checks that the XPA (EXCHANGE PC'S WITH AUXILIARY REGISTER) instruction works properly. If an error occurs, the program loops in this test. If no error occurs, the program prints a "3" on the CRT and goes on to INTEST.

INTEST

INTEST is a routine designed to input via keyboard the amount of Control Memory available. If the system has 16K of Control Memory, the operator must type a "0". If the system has 20K of Control Memory, the operator must type a "1". Any response other than 0 or 1 will cause the program to print a "?" and the input statement "INPUT THE AMOUNT OF CONTROL MEMORY....." again.

If, however, the operator typed a "1" for 20K of Control Memory and the system only contained 16K of memory, a Control Memory parity error at location 4000 (PECM 4000) will result. If the operator typed a "0" and the system really had 20K of control memory, the IC will only be incremented to 03FF (hex), resulting in an insufficient test of the Instruction Counter.

After the proper character is typed on the keyboard, the program goes to START 0.

START 0

START 0 clears the CRT and homes the cursor then proceeds to TEST 0.

TEST 0

TEST 0 checks the PL (LOW ORDER PC). The PL is first cleared, then incremented by one, checking that the register incremented properly. This 'increment then test' procedure is carried on until the register equals FF (all ones).

An error in this routine will force the program to restart at TEST 0. If no error occurs, the program continues on to the next test.

NOTE: If an error occurs in any of these tests, the CRT will display:

TEST # X

ERROR

Where X = Test number that failed.

TEST 1

TEST 1 tests the PH from 00 to FF (hex) one step at a time, checking that PH increments properly. The program will restart and loop on error. If no error occurs, the program continues on to the next test.

TEST 2

TEST 2 increments the Program Counter from 0000 to FFFF (hex), one step at a time, checking that the Program Counter did increment properly. The main difference between this routine and the previous two tests is that PH and PL are being considered as one register in this test, rather than separate registers as in the previous tests. Thus, the 'carry out' from PL to PH is being exercised during this test.

TEST 3

TEST 3 is the same as test 2, except the PC's are now decremented. Initially, the PC's are set to FFFF. The PC's are then decremented and checked until they are equal to 0000.

TEST 4

TEST 4 is the Stack Address test. Stack Address 0000 is written with 0000, Stack Address 0001 is written with 0101 etc., until all the stack addresses are written. The test then reads and checks that all the addresses were written properly.

NOTE: The lower order Program Counter (PL) is duplicated in the high order Program Counter (PH).

TEST 5

TEST 5 first writes all Stack locations with zeroes (0000) and checks that zeroes were written properly, then writes all ones (FFFF) and checks that all ones were written properly.

TEST 6

TEST 6 is the Stack exerciser test. This test uses the following test patterns:

	PH		PL	
1.	0000	0001	0000	0001
2.	0000	0010	0000	0010
3.	0000	0100	0000	0100
4.	0000	1000	0000	1000
5.	0001	0000	0001	0000
6.	0010	0000	0010	0000
7.	0100	0000	0100	0000
8.	1000	0000	1000	0000

Two other patterns are also used - either all 0's or all 1's depending upon which pass the routine is executing.

The Stack is initialized with all 0's in all Stack locations. The first test pattern is written in the first Stack location. The first Stack location is read and checked. The remaining Stack locations are read and checked for the "other pattern". The test continues in this manner until all eight test patterns have been written in each location of the Stack and checked to see that no other location has changed.

Effectively, this test checks the Stack to determine whether each Stack location will:

- a) Hold a particular pattern
- b) Have any effect on another Stack location

TEST 7

TEST 7 checks that all 32 Auxiliary Registers can be written and read back with four different test patterns. The patterns are:

1.	0000	0000	0000	0000
2.	1111	1111	1111	1111
3.	0101	1010	0101	1010
4.	1010	0101	1010	0101

TEST 8

Test 8 is the Auxiliary Register address/incremental data test. Auxiliary Register 00 is written with "0000". Auxiliary Register 01 is written with "0101". This continues until Auxiliary Register 1F is written with "1F1F". At this time, all the registers are read and compared to see if the correct data was written.

TEST 9

TEST 9 writes to Control Memory location 1000 twice. The first time it is written with all 0's. The K Register and the PC's are then filled with "5A's" (alternating 1's and 0's). Location 1000 is then read back. The K Register and the Program Counter are then checked to

see that each was overwritten properly. In the second pass, location 1000 is written with "FFFF" and checked in the same manner as the first. The overall effect of this test is to check the Control Memory input to the Program Counter via the Program Counter Source Selector.

TEST A

TEST A forces the execution of two instructions, both written with bad parity. The first instruction is an LPI (LOAD PC'S IMMEDIATE). The second instruction is an SB (SUBROUTINE BRANCH). Obviously, both instructions should cause control memory parity errors, but if the parity error signal (PECM) does not reach the 6791 module or the module does not decode it properly, the instruction that caused the parity error will still be executed. In the case of the SB instruction , the program will hang, executing the instruction over and over again if the parity error is not detected.

TEST B

TEST B tests the Instruction Counter (IC) input to the Stack that is used during subroutine branches. The program writes all of Control Memory with two instructions, first a NOOP (NO OPERATION), then with a SB TSTADD (SUBROUTINE BRANCH TO LOCATION 8260). It then begins execution at control memory location 0000. The program executes the NOOP, then executes the SB TSTADD which forces a subroutine branch to PROM location 8260. The program then checks the Stack to see that the right location was pushed during the SB instruction. This program keeps executing in the same manner, until all of Control Memory is addressed.

TEST C

TEST C is the Data Memory Select 1 and 2 (DMS1, DMS2) test. This test exercises a small amount of logic on the 6791 module associated with the selection of a particular Data Memory module. This selection process is totally address dependent. It is a direct function of the high order Program Counter Register (PH) bit 7 (PH7). Depending on the condition of this bit, either DMS1 or DMS2 is asserted.

The micro-program writes two data memory locations with "5A" data patterns, then reads back the same locations checking that they did get written properly. One location is on the first memory board (DMS1), and the other location is on the second memory board (DMS2).

At the completion of this test, the program restarts at Test 0.

RESET

When RESET is keyed, the program re-runs the preliminary tests and asks for the amount of Control Memory available to the system.

PARITY ERRORS

The program will detect and display any unforced parity errors. After the error information is printed on the CRT, the program will hang, branching continuously to the same location. At this point, the RESET key should be struck to restart the program.

3/24/78

```

1      1      ORG    8000          PARITY ERROR CONT. MEM. TRAP LOCATION
1      2      B      PE24           RESET KEY STRUCK, TRAP LOCATION
1      3      B      START          PARITY ERROR DATA MEM. TRAP LOCATION
1      4      B      PE8            POWER ON RESET TRAP LOCATION
1      5      B      START          *
1      6      B      *              *
1      7      B      *              *
1      8      B      *              *
1      9      B      *              *
1     10      B      *              *
1     11      B      *              *
1     12      B      *              *
1     13      B      *              *
1     14      B      *              *
1     15      B      *              *
1     16      B      *              *
1     17      INSTR        START          800000
1     18      *              *
1     19      *              *
1     20      *              *
1     21      START        SB      INIT           CLEAR CRT DISPLAY DISABLE INPUTS
1     22      *              *
1     23      *              *
1     24      *              *
1     25      INITIAL        X0RX          FIFO,FIFO,FIFO
1     26      LPI            0000          CLEAR FILE REGS. 0 AND 1
1     27      BNR            F0,PL,INITIAL
1     28      BNR            F1,PH,INITIAL
1     29      MVI            OFF,FO
1     30      MV             F0,F1
1     31      LPI            0FFF          LOAD PC'S = 0000 (CLEAR)
1     32      BNR            F0,PL,INITIAL
1     33      BNR            F1,PH,INITIAL
1     34      MVI            OFF,FO
1     35      SB             F0,F1
1     36      *              *
1     37      *              *
1     38      *              *
1     39      INITIAL        X0RX          FIFO,FIFO,FIFO
1     40      LPI            0000          CLEAR FILE REGS. 1 AND
1     41      TPA            ,00           CLEAR PC'S
1     42      LPI            5ASA          CLEAR AUX. REG. 00
1     43      TAP            ,00           PUT GARBAGE IN PC'S
1     44      BNR            F0,PL,INITIAL
1     45      BNR            F1,PL,INITIAL
*CHECK PC'S CAN BE CLEARED AND SET FF
*CHECK AUX. REG. 00 CAN BE CLEARED AND SET TO FF
*CHECK FILE REGS. 0 AND 1
*CHECK FILE REG. 0 AND PL SHOULD = 00
*CHECK FILE REG. 1 AND PH SHOULD = 00
*SET FILE REG. 0 = FF
*SET FILE REG. 1 = FF
*SET PC'S = TO FFFF
*SHOULD BOTH = FF IF NOT HANG HERE
*SHOULD BOTH = FF IF NOT HANG HERE
*PUT "0" IN K REG.
*PRINT "0" ON CRT
8000 5F8180 8381          8000          PE24           CLEAR FILE REGS. 1 AND
8001 DC1080 8010          0000          LPI            CLEAR PC'S
8002 DF9280 8392          41           TPA            ,00           CLEAR AUX. REG. 00
8003 DC1080 8010          41           LPI            5ASA          PUT GARBAGE IN PC'S
8004 DC0480 8004          42           TAP            ,00           PUT AUX. 00 IN PC'S
8005 SC0580 8005          43           BNR            F0,PL,INITIAL
8006 SC0680 8006          44           BNR            F1,PL,INITIAL
8007 DC0780 8007          7             *              *
8008 DC0880 8008          10            B             *              *
8009 SC0980 8009          11            B             *              *
800A SC0A80 800A          12            B             *              *
800B DC0B80 800B          13            B             *              *
800C SC0C80 800C          14            B             *              *
800D DC0D80 800D          15            B             *              *
800E DC1080 8010          16            B             *              *
800F 800000 8011          17            INSTR        START          800000
8010 D6FF80 82FE          21           START        SB      INIT           CLEAR CRT DISPLAY DISABLE INPUTS
8011 860000 8011          22           *              *
8012 190000 8011          23           *              *
8013 D81108 8011          24           *              *
8014 D81119 8011          25           *              *
8015 23C0FF 8011          26           *              *
8016 A00100 8011          27           *              *
8017 1FCFFF 8011          28           *              *
8018 D81108 8011          29           *              *
8019 D81119 8011          30           *              *
801A AOCE0F 8011          31           *              *
801B 56FA80 82FA          32           *              *
801C 860000 8011          33           *              *
801D 190000 8011          34           *              *
801E 81800F 8011          35           *              *
801F 1B4A5A 5ASA          36           *              *
8020 8B800F 801C          37           *              *
8021 581C08 801C          38           *              *
8022 D81C18 801C          39           *              *

```



```

804A D83E39 803E 91      BNR          F3,PH,INITIAL2
804B A0CE3F 803E 92      MVI          33,K
804C 56FA80 82FA 93      SB           OBSTROBE
                                         *          PRINT "3" ON CRT
                                         *          *WAIT FOR A "0" OR A "1" FROM KEYBOARD TO CONTINUE
                                         94      95      96      97      INTEST      SB
                                         98      99      99      98      CRLF
                                         99      99      99      98      CMANT
                                         100     100     101     101     CRLF
                                         101     102     102     102     SB
                                         103     103     103     103     INPUT
                                         104     104     104     104     BFL
                                         105     105     105     105     BEQL
                                         106     106     106     106     BEQL
                                         107     107     107     107     PRINT?
                                         108     108     108     108     SB
                                         109     109     109     109     B
                                         110     110     110     110     ZERO
                                         111     111     111     111     MVI
                                         112     112     112     112     MVI
                                         113     113     113     113     ONE
                                         114     114     114     114     MVI
                                         115     115     115     115     MVI
                                         116     116     116     116     *
                                         117     117     117     117     *
                                         118     118     118     118     STARTO
                                         119     119     119     119     *
                                         120     120     120     120     *TEST PC'S FROM 0000 TO FFFF
                                         121     121     121     121     *
                                         122     122     122     122     TESTO
                                         123     123     123     123     SB
                                         124     124     124     124     MVI
                                         125     125     125     125     MVI
                                         126     126     126     126     MV
                                         127     127     127     127     BNR
                                         128     128     128     128     BNEL
                                         129     129     129     129     BEQH
                                         130     130     130     130     A1
                                         131     131     131     131     B
                                         132     132     132     132     B
                                         133     133     133     133     ERROR
                                         134     134     134     134     B
                                         135     135     135     135     *
                                         *          INHIBIT INPUTS DISABLE TRAPS
                                         *          PUT "0" IN F0
                                         *          PRINT "TEST# 0" ON CRT
                                         *          CLEAR F0
                                         *          CLEAR PL
                                         *          PUT TEST PATTERN IN PL
                                         *          TEST PATTERN SHOULD = PL OR ERROR
                                         *          CHECK FOR LAST PATTERN
                                         *          CHECK FOR LAST PATTERN
                                         *          STEP TEST PATTERN BY ONE
                                         *          NEXT PATTERN
                                         *          GO ON TO NEXT TEST
                                         *          GO PRINT "ERROR" ON CRT
                                         *          EXECUTE SAME TEST AGAIN

```

```

136 136 *TEST PC'S (PH) FROM 00 TO FF
137 137 *
138 138 TEST1 MVI 31,FO
139 139 SB TEST#
140 140 MVI 00,F1
141 141 MVI 00,PH
142 142 LOOPB MV F1,PH
143 143 BNR F1,PH,ERROR1
144 144 BNEL OF,F1,*+2
145 145 BEQH OF,F1,*+3
146 146 A1 1,F1,F1
147 147 B LOOPB
148 148 B TEST2
149 149 ERROR1 SB
150 150 B
151 151 * TEST SAME TEST
152 152 *TEST INCREMENT PC'S
153 153 *
154 154 TEST2 MVI 32,FO
155 155 SB TEST#
156 156 XORX FIFO,FIFO,FIFO
157 157 LPI 0000
158 158 LOOPC OR +
159 159 AI 1,F0,F0
160 160 BNEL 0,F0,*+2
161 161 BEQH 0,F0,INCPH
162 162 INCTST F0,PL,ERROR2
163 163 BNR F1,PH,ERROR2
164 164 B LOOPC
165 165 INCIPH A1 1,F1,F1
166 166 BNEL 0,F1,INCTST
167 167 BEQH 0,F1,TEST3
168 168 B INCST
169 169 ERROR2 SB
170 170 B TEST2
171 171 * TEST DECREMENT PC'S
172 172 *
173 173 * TEST DECREMENT PC'S
174 174 TEST3 MVI 33,FO
175 175 SB TEST#
176 176 MVI 0F,FO
177 177 MV F0,F1
178 178 LPI 0FFF
179 179 LOOPD OR -
180 180 A1 0FF,FO,FO

806E A0C01F
806F D71480
8070 A0010F
8071 20090F
8072 A00901
8073 587919
8074 F876F1
8075 7478F1
8076 AC0111
8077 5C7280
8078 5C7B80
8079 D72480
807A DC66E80
807B A0C02F
807C D71480
807D 860000
807E 190000
807F 000FEF
8080 AC0010
8081 788300
8082 748600
8083 588A08
8084 588A19
8085 DC7F80
8086 AC0111
8087 F88301
8088 F48C01
8089 DC8380
808A D72480
808B 5C7B80
808C 20C03F
808D D71480
808E 23C0FF
808F A00100
8090 1FCFFF
8091 800FFF
8092 2FC0F0

PUT A "1" IN FILE REG. 0
PRINT "TEST#1" ON CRT
CLEAR F1
CLEAR PH
PUT TEST PATTERN IN PH
TEST PATTERN SHOULD = PH OR ERROR
TEST PATTERN FOR LAST PATTERN
CHECK FOR LAST PATTERN
CHECK FOR LAST PATTERN
STEP TEST PATTERN BY 1
NEXT TEST PATTERN
GO ON TO NEXT TEST
PRINT "ERROR" ON CRT
REPEAT SAME TEST

PUT A "2" IN F0
PRINT "TEST#2" ON CRT
CLEAR OUT FILE REGS. 0 AND 1
CLEAR PC'S
INCREMENT PC'S
INCREMENT F0
CHECK FOR LAST PC INCREMENT
IF LOW ORDER ADDR. = TO FF THEN INCR HIGH
CHECK COUNTER = TO PC'S LOW ORDER
CHECK COUNTER = TO PC,S HIGH ORDER
NEXT INCREMENT
STEP COUNT HIGH ORDER BY ONE
CHECK IF LAST INCREMENT
IF LAST COUNT GO TO NEXT TEST
NOT LAST COUNT GO CHECK PC INCREMENT
PRINT "ERROR" ON CRT
REPEAT SAME TEST

PUT A "3" IN F0
PRINT "TEST#3" ON CRT
PUT "FF" IN F0
PUT "FFFF" IN PC'S
DECREMENT PC'S
DECREMENT F0

```

3/24/78

```

8093 F895F0          181      BNEL      OF,F0,*+2
8094 7498F0          182      BEQH      OF,F0,DECPh
8095 D89C08          183      DECTST   F0,PL,ERROR3
8096 D89C19          184      BNR      F1,PH,ERROR3
8097 DC9180          185      LOOPD
8098 2FC1F1          186      DECPh    AI      OFF,F1,F1
8099 789501          187      BNEL      00,F1,DECST
809A F49E01          188      BEQH      00,F1,TEST4
809B SC9580          189      B      DECTST
809C D72480          190      ERROR3  SB      ERROR
809D DC8C80          191      TEST3  B      TEST3
                                         GO ON TO NEXT TEST

192      *
193      *STACK ADDRESS TEST
194      194      *
195      TEST4  MVI      34,F0
196      SB      TEST#
197      LPI      0000
198      MV      PL,FO
199      MVI      60,F2
200      TPS      ,
201      LOOPE   OR      +,,
202      202      MV      PL,FO
203      TPS      .
204      BNR      F2,FO,LOOP
205      CHKSTK  TSP      ,
206      206      BNR      F0,PL,ERROR4
207      207      AI      OFF,F0,F0
208      208      BNEL      0,FO,CHKSTK
209      209      BEQH      0,FO,TEST5
210      210      B      CHKSTK
211      211      ERROR4  ERROR
212      212      SB      TEST4
213      213      B      TEST4
                                         *WRITE STACK ALL 0'S, CHECK, WRITE ALL 1'S, CHECK.

214      214      *
215      215      TEST5  MVI      35,F0
                                         PUT A "5" IN F0
                                         PRINT "TEST#5" ON CRT
                                         CLEAR PC'S FOR WRITE
                                         SET MAXIMUM ADDR. TO 60 (HEX VALUE FOR 96 DECIMAL)
                                         SET COUNT TO 0
                                         ALL 1'S COMPARATOR
                                         WRITE STACK
                                         STEP COUNTER BY ONE
                                         CHECK MAX. LEVEL AGAINST COUNTER
                                         F2,F3,LOOPF
                                         AI      1,F3,F3
                                         BN      F2,F3,LOOPF

80B0 20C05F          216      TEST5  MVI      60,F2
80B1 D71480          217      SB      TEST#
80B2 190000          218      LPI      0000
                                         PHPL,F1FO
                                         SET COUNT TO 0
                                         ALL 1'S COMPARATOR
                                         WRITE STACK
                                         STEP COUNTER BY ONE
                                         CHECK MAX. LEVEL AGAINST COUNTER
                                         F2,F3,LOOPF
                                         AI      1,F3,F3
                                         BN      F2,F3,LOOPF

```

```

80BA 05800F          226      CHSTK0      TPS      ,          F0,PL,ERRORS
80BB D8C608          227      BNR      ,          F1,PH,ERRORS
80BC D8C619          228      BNR      ,          OFF,F3,F3
80BD 2FC3F3          229      AI       ,          P3,K
80BE A00E03          230      MV       ,          0,F3,CHSTK0
80BF 78BA03          231      BNEL     ,          0,F3,ONES
80CO 74C203          232      BEQH     ,          CHSTK0
80C1 DCBA80          233      B       ,          F4,PL,*+2
80C2 D8C448          234      ONES     ,          BER      ,          CHECK LOW ORDER PC = TO "F"
80C3 DOC849          235      235      ,          LPI      ,          IF PC= "FFFF" DON'T WRITE ONES, GO NEXT TEST
80C4 1FCFFFF          236      236      ,          OFFFF   ,          IF COUNT = TO 00 WRITE ONES
80C5 DCB380          237      START5   ,          NEXT 0'S WRITE
80C6 D72480          238      ERRORS  ,          RESTART TEST, THIS TIME WRITE 1'S
80C7 DCB080          239      SB       ,          PRINT ERROR ON CRT
                                         B       ,          RESTART SAME TEST
                                         *          TESTS
                                         *          *
                                         240      *          *
                                         241      *          *
                                         242      *          *
                                         243      *          *STACK EXERCISER TEST
                                         244      *          *
                                         245      TEST6     MV1      36,FO
                                         246      246      SB       TEST#
                                         247      START15   MV1      01,FO
                                         248      248      MV1      01,FI
                                         249      249      MV1      00,FF2
                                         250      250      MV1      60,F3
                                         251      251      MV1      01,FA
                                         252      252      MV1      00,FF5
                                         253      253      MV1      00,FF6
                                         254      254      *          *
                                         255      *          *WRITE TEST PATTERN AT TEST LEVEL
                                         256      256      *          *
                                         257      MV       F4,F2
                                         258      WRITE1    BER      F2,FI,WRITE1A
                                         259      259      MV       F6,PL
                                         260      260      MV       F6,PH
                                         261      261      B       READEND
                                         262      262      WRITE1A  MV       F0,PL
                                         263      263      MV       FO,PH
                                         264      264      READEND TPS      WRITE PATTERN INTO STACK
                                         265      265      AC,,0   F4,F2,F2
                                         266      266      BLER    F2,F3,WRITE1
                                         267      267      *          ADD A 1 TO LEVEL COUNTER
                                         268      268      *          TEST TO SEE IF END OF STACK. IF NOT, BRANCH
                                         269      269      *          MOVE MAX LEVEL TO COUNTER
                                         270      270      MV       F3,F2
                                         *          MOVE MAX LEVEL TO COUNTER

```

80DC 8D800F	271	READ1	TSP		PUT STACK IN PC'S IF LEVEL = TEST LEVEL BRANCH IF PH() OTHER PATTERN BRANCH TO ERROR6
80DD DOE121	272	BER		F2,F1,READTEST F6,PH,ERROR6	
80DE D8F169	273	BNR		F6,PL,ERROR6	
80DF 58F168	274	BNR		STACKCOM	
80E0 DCE380	275	B		IF PL() TEST PATTERN ERROR6	
80E1 58F108	276	READTEST BNR		F0,PL,ERROR6	
80E2 D8F109	277	BNR		F0,PH,ERROR6	
80E3 OC822F	278	STACKCOM SC,,0		SUBTRACT 1 FROM LEVEL POINTER	
80E4 58DC52	279	BNR		F2,F2,READ1 BRANCH IF LEVEL COUNTER ()0	
	280	*			
	281	*GENERATE NEXT TEST PATTERN			
	282	*			
80E5 188000	283	AC,,0	F0,F0,F0	ADD F0 TO F0 (SHIFT LEFT ONE BIT)	
80E6 58D105	284	BNR	F0,F5,WRITE1-1	CHECK TO SEE IF ALL EIGHT PATTERNS DONE	
80E7 A0001F	285	MVI	01,F0	MOVE INITIAL PATTERN TO F0	
	286	*			
	287	*INCREMENT TEST LEVEL			
	288	*			
80E8 988141	289	ADDLEVEL AC,,0	F4,F1,F1	ADD A 1 TO TEST LEVEL	
80E9 48D113	290	BLER	F1,F3,WRITE1-1	IF NEW TEST LEVEL = 96 BRANCH	
80EA A3C8FF	291	MVI	OFF,PL	MOVE FF TO PL (COMPLEMENT)	
80EB DOE6F68	292	BER	F6,PL,ENDIAG1	IF OTHER PATTERN = FF THEN DONE	
	293	*			
	294	*CHANGE PATTERN TO ALL 1'S			
	295	*			
80EC 23C6FF	296	MVI	OFF,F6	MOVE ALL ONE'S TO F6	
80ED 200104	297	MV	F4,F1	MOVE 1 TO TEST LEVEL	
80EE 5CD280	298	B	WRITE1	WRITE OTHER PATTERN AT TEST LEVEL	
80EF 20000F	299	ENDDIAG1 MVI	00,F0		
80F0 DCF480	300	B	TEST7		
80F1 D72480	301	ERROR6	B	ERROR	
80F2 DCCE380	302	B	TEST6		
80F3 2000F0F	303	NOP			

80F4 A0C07F	8314	2	306	SB	37,F0	PUT A "7" IN F0
80F5 D71480	0000	3	307	LPI	TEST#	PRINT TEST#7 ON CRT
80F6 190000	0000	4	308	SB	0000	CLEAR PC'S
80F7 D4FF80	80FF	5	309	LPI	START7	WRITE ALL AUX REGS. WITH 0'S AND CHECK
80F8 1FCFFF	FFFF	6	310	SB	0FFF	SET PC'S = TO ALL 1'S
80F9 D4FF80	80FF	7	311	LPI	START7	WRITE AND READ CHECK AUX REGS. WITH 1'S
80FA 1B4A5A	5A5A	8	312	SB	5A5A	LOAD PC'S WITH TEST PATTERN
80FB D4FF80	80FF	9	313	LPI	START7	WRITE AND CHECK ALL REGS. = TO 5A5A
80FC 1D85A5	A5A5	10	314	SB	0A5A5	LOAD PC'S WITH TEST PATTERN
80FD DAFF80	80FF	11	315	SB	START7	WRITE, CHECK ALL REGS. = TO "A5A5"
80FE DD6A80	816A	12	316	B	TEST8	
		13	317	*		
		14	318	*		
80FF 0200E8	8103	15	319	START7	MVX	SAVE TEST PATTERN IN FILE REGS.
8100 550380	8124	16	320	SB	AUXWRT	WRITE ALL AUX REGS. WITH 0'S
8101 552480	8102	17	321	SB	AUXCHK	READ AND CHECK ALL REGS.
8103 87800F	18	19	322	SR	,	
		20	324	*		
		21	325	*		
		22	326	*		
		23	327	*		
		24	328	*		
8103 81800F	25	329	AUXWRT	TPA	,00	WRITE ALL AUX REGS. WITH TEST PATTERN
8104 01801F	26	330		TPA	,01	
8105 01802F	27	331		TPA	,02	
8106 81803F	28	332		TPA	,03	
8107 01804F	29	333		TPA	,04	
8108 81805F	30	334		TPA	,05	
8109 81806F	31	335		TPA	,06	
810A 01807F	32	336		TPA	,07	
810B 01808F	33	337		TPA	,08	
810C 81809F	34	338		TPA	,09	
810D 8180AF	35	339		TPA	,0A	
810E 0180BF	36	340		TPA	,0B	
810F 8180CF	37	341		TPA	,0C	
8110 0180DF	38	342		TPA	,0D	
8111 0180EF	39	343		TPA	,0E	
8112 8180FF	40	344		TPA	,0F	
8113 01810F	41	345		TPA	,10	
8114 81811F	42	346		TPA	,11	
8115 81812F	43	347		TPA	,12	
8116 01813F	44	348		TPA	,13	
8117 81814F	45	349		TPA	,14	

3/24/78

8118 01815F	46	350	TPA	,15
8119 01816F	47	351	TPA	,16
811A 81817F	48	352	TPA	,17
811B 81818F	49	353	TPA	,18
811C 01819F	50	354	TPA	,19
811D 0181AF	51	355	TPA	,1A
811E 8181BF	52	356	TPA	,1B
811F 0181CF	53	357	TPA	,1C
8120 8181DF	54	358	TPA	,1D
8121 8181EF	55	359	TPA	,1E
8122 0181FF	56	360	TPA	,1F
8123 87800F	57	361	SR	,
	58	362	*	
	59	363	*	
	60	364	*	
8124 8BB800F	61	365	AUXCHK	TAP
8125 556580	8165	62	366	SB
8126 0BB801F		63	367	TAP
8127 556580	8165	64	368	SB
8128 0BB802F		65	369	TAP
8129 556580	8165	66	370	SB
812A 8BB803F		67	371	TAP
812B 556580	8165	68	372	SB
812C 0BB804F		69	373	TAP
812D 556580	8165	70	374	SB
812E 8BB805F		71	375	TAP
812F 556580	8165	72	376	SB
8130 8BB806F		73	377	TAP
8131 556580	8165	74	378	SB
8132 0BB807F		75	379	TAP
8133 556580	8165	76	380	SB
8134 0BB808F		77	381	TAP
8135 556580	8165	78	382	SB
8136 8BB809F		79	383	TAP
8137 556580	8165	80	384	SB
8138 8BB80AF		81	385	TAP
8139 556580	8165	82	386	SB
813A 0BB80BF		83	387	TAP
813B 556580	8165	84	388	SB
813C 8BB80CF		85	389	TAP
813D 556580	8165	86	390	SB
813E 0BB80DF		87	391	TAP
813F 556580	8165	88	392	SB
8140 0BB80EF		89	393	TAP
8141 556580	8165	90	394	SB

CHECK ALL AUX REGS . WRITTEN PROPERLY

8142 8B80FF		91	395	TAP	,OF	
8143 556580	8165	92	396	SB	PATCHK	
8144 0B810F		93	397	TAP	,10	
8145 556580	8165	94	398	SB	PATCHK	
8146 8B811F		95	399	TAP	,11	
8147 556580	8165	96	400	SB	PATCHK	
8148 8B812F		97	401	TAP	,12	
8149 556580	8165	98	402	SB	PATCHK	
814A 0B813F		99	403	TAP	,13	
814B 556580	8165	100	404	SB	PATCHK	
814C 8B814F		101	405	TAP	,14	
814D 556580	8165	102	406	SB	PATCHK	
814E 0B815F		103	407	TAP	,15	
814F 556580	8165	104	408	SB	PATCHK	
8150 0B816F		105	409	TAP	,16	
8151 556580	8165	106	410	SB	PATCHK	
8152 8B817F		107	411	TAP	,17	
8153 556580	8165	108	412	SB	PATCHK	
8154 8B818F		109	413	TAP	,18	
8155 556580	8165	110	414	SB	PATCHK	
8156 0B819F		111	415	TAP	,19	
8157 556580	8165	112	416	SB	PATCHK	
8158 0B81AF		113	417	TAP	,1A	
8159 556580	8165	114	418	SB	PATCHK	
815A 8B81BF		115	419	TAP	,1B	
815B 556580	8165	116	420	SB	PATCHK	
815C 0B81CF		117	421	TAP	,1C	
815D 556580	8165	118	422	SB	PATCHK	
815E 8B81DF		119	423	TAP	,1D	
815F 556580	8165	120	424	SB	PATCHK	
8160 8B81EF		121	425	TAP	,1E	
8161 556580	8165	122	426	SB	PATCHK	
8162 0B81FF		123	427	TAP	,1F	
8163 556580	8165	124	428	SB	PATCHK	
8164 87800F		125	429	SR		
		126	430	*		
		127	431	*		
		128	432	*		
8165 D96808	8168	129	433	PATCHK	BNR	F0,PL,ERROR7
8166 D96819	8168	130	434	BNR		F1,PH,ERROR7
8167 87800F		131	435	SR		,
		132	436	*		
		133	437	*		
		134	438	*		
8168 D72480	8324	135	439	ERROR7	SB	ERROR

PRINT "ERROR" ON CRT

		B	TEST7	REPEAT SAME TEST
8169 DCF480	80F4	136 137 138 139	440 441 442 443	* * THIS TEST WRITES ADDR. OF AUX REG IN REG AND CHECKS
816A AOC08F		140	444 TEST8	MVI SB
816B D71480	8314	141	445	TEST# LPI
816C 190000	0000	142	446	0000 ,00
816D 81800F		143	447	TPA
816E 55ED80	81ED	144	448	SB
816F 01801F		145	449	TPA
8170 55ED80	81ED	146	450	SB
8171 01802F		147	451	TPA
8172 55ED80	81ED	148	452	SB
8173 81803F		149	453	TPA
8174 55ED80	81ED	150	454	SB
8175 01804F		151	455	TPA
8176 55ED80	81ED	152	456	SB
8177 81805F		153	457	TPA
8178 55ED80	81ED	154	458	SB
8179 81806F		155	459	TPA
817A 55ED80	81ED	156	460	SB
817B 01807F		157	461	TPA
817C 55ED80	81ED	158	462	SB
817D 01808F		159	463	TPA
817E 55ED80	81ED	160	464	SB
817F 81809F		161	465	TPA
8180 55ED80	81ED	162	466	SB
8181 8180AF		163	467	TPA
8182 55ED80	81ED	164	468	SB
8183 0180BF		165	469	TPA
8184 55ED80	81ED	166	470	SB
8185 8180CF		167	471	TPA
8186 55ED80	81ED	168	472	SB
8187 0180DF		169	473	TPA
8188 55ED80	81ED	170	474	SB
8189 0180EF		171	475	TPA
818A 55ED80	81ED	172	476	SB
818B 8180FF		173	477	TPA
818C 55ED80	81ED	174	478	SB
818D 01810F		175	479	TPA
818E 55ED80	81ED	176	480	SB
818F 81811F		177	481	TPA
8190 55ED80	81ED	178	482	SB
8191 81812F		179	483	TPA
8192 55ED80	81ED	180	484	SB

3/24/78

8193 01813F	81ED	181	485	TPA	,13
8194 55ED80	81ED	182	486	SB	AUXINC
8195 81814F	81ED	183	487	TPA	,14
8196 55ED80	81ED	184	488	SB	AUXINC
8197 01815F	81ED	185	489	TPA	,15
8198 55ED80	81ED	186	490	SB	AUXINC
8199 01816F	81ED	187	491	TPA	,16
819A 55ED80	81ED	188	492	SB	AUXINC
819B 81817F	81ED	189	493	TPA	,17
819C 55ED80	81ED	190	494	SB	AUXINC
819D 81818F	81ED	191	495	TPA	,18
819E 55ED80	81ED	192	496	SB	AUXINC
819F 01819F	81ED	193	497	TPA	,19
81A0 55ED80	81ED	194	498	SB	AUXINC
81A1 0181AF	81ED	195	499	TPA	,1A
81A2 55ED80	81ED	196	500	SB	AUXINC
81A3 8181BF	81ED	197	501	TPA	,1B
81A4 55ED80	81ED	198	502	SB	AUXINC
81A5 0181CF	81ED	199	503	TPA	,1C
81A6 55ED80	81ED	200	504	SB	AUXINC
81A7 8181DF	81ED	201	505	TPA	,1D
81A8 55ED80	81ED	202	506	SB	AUXINC
81A9 8181EF	81ED	203	507	TPA	,1E
81AA 55ED80	81ED	204	508	SB	AUXINC
81AB 0181FF	81ED	205	509	TPA	,1F
		206	510	*	
		207	511	*	
		208	512	MVI	
		209	513	TAP	
		210	514	SB	
		211	515	TAP	
		212	516	SB	
		213	517	TAP	
		214	518	SB	
		215	519	TAP	
		216	520	SB	
		217	521	TAP	
		218	522	SB	
		219	523	TAP	
		220	524	SB	
		221	525	TAP	
		222	526	SB	
		223	527	TAP	
		224	528	SB	
		225	529	TAP	

CLEAR COMPARATOR
PUT AUX 00 IN PC'S FOR TEST
GO TEST FOR CORRECT DATA IN AUX REG 00

3/24/78

81BE 5F080	81FO	226	530	SB	INCCCHK
81BF 8B809F		227	531	TAP	,09
81C0 5F080	81FO	228	532	SB	INCCCHK
81C1 8B80AF		229	533	TAP	,0A
81C2 5F080	81FO	230	534	SB	INCCCHK
81C3 0B80BF		231	535	TAP	,0B
81C4 5F080	81FO	232	536	SB	INCCCHK
81C5 8B80CF		233	537	TAP	,0C
81C6 5F080	81FO	234	538	SB	INCCCHK
81C7 0B80DF		235	539	TAP	,0D
81C8 5F080	81FO	236	540	SB	INCCCHK
81C9 0B80EF		237	541	TAP	,0E
81CA 5F080	81FO	238	542	SB	INCCCHK
81CB 8B80FF		239	543	TAP	,0F
81CC 5F080	81FO	240	544	SB	INCCCHK
81CD 0B810F		241	545	TAP	,10
81CE 5F080	81FO	242	546	SB	INCCCHK
81CF 8B811F		243	547	TAP	,11
81D0 5F080	81FO	244	548	SB	INCCCHK
81D1 8B812F		245	549	TAP	,12
81D2 5F080	81FO	246	550	SB	INCCCHK
81D3 0B813F		247	551	TAP	,13
81D4 5F080	81FO	248	552	SB	INCCCHK
81D5 8B814F		249	553	TAP	,14
81D6 5F080	81FO	250	554	SB	INCCCHK
81D7 0B815F		251	555	TAP	,15
81D8 5F080	81FO	252	556	SB	INCCCHK
81D9 0B816F		253	557	TAP	,16
81DA 5F080	81FO	254	558	SB	INCCCHK
81DB 8B817F		255	559	TAP	,17
81DC 5F080	81FO	256	560	SB	INCCCHK
81DD 8B818F		257	561	TAP	,18
81DE 5F080	81FO	258	562	SB	INCCCHK
81DF 0B819F		259	563	TAP	,19
81EO 5F080	81FO	260	564	SB	INCCCHK
81EI 0B81AF		261	565	TAP	,1A
81E2 5F080	81FO	262	566	SB	INCCCHK
81E3 8B81BF		263	567	TAP	,1B
81E4 5F080	81FO	264	568	SB	INCCCHK
81E5 0B81CF		265	569	TAP	,1C
81E6 5F080	81FO	266	570	SB	INCCCHK
81E7 8B81DF		267	571	TAP	,1D
81E8 5F080	81FO	268	572	SB	INCCCHK
81E9 8B81EF		269	573	TAP	,1E
81EA 5F080	81FO	270	574	SB	INCCCHK

3/24/78

```

81EB 0B81FF    271   575   TAP      ,IF
81EC 55F080    81F0   272   576   SB      ,INCCHK
                           273   577   *
                           274   578   *
                           275   579   AUXINC  OR      +,*      PL,PH
                           276   580   MV      SR      ,
                           277   581   SR      ,
                           278   582   *
                           279   583   *
                           280   584   INCCHK  BNR      P0,PL,ERRORS
                           281   585   BNR      P0,PH,ERRORS
81F0 59F608    81F6      BNR      P0,PL,ERRORS
81F1 D9F609    81F6      BNR      P0,PH,ERRORS
                           282   586   AI      1,F0,F0
                           283   587   BNEL    0,F0,+*2
                           284   588   BEQH    2,F0,TEST9
                           285   589   SR      ,
                           286   590   *
                           287   591   *
                           288   592   ERROR8  SB      ERROR
                           289   593   B      TEST8
                           290   594   *
                           291   595   *
81F6 D72480    8324   288   592   ERROR8  SB      ERROR
81F7 DD6A80    816A   289   593   B      TEST8
                           290   594   *
                           291   595   *

```

INCREMENT PC'S BY 1
DUPLICATE LOW PC IN THE HIGH PC

COMPARITOR SHOULD = AUX DATA IN PC'S
IF COMPARITOR = 20 GO TO NEXT TEST

```

81F8 20C09F      1      597  TEST9      MVI    39,FO
81F9 D71480      2      598  SB        TEST#*
81FA 1D0203      3      599  LPI    *+9
81FB 05800F      4      600  TPS    ,
81FC 994000      5      601  LPI    1000
81FD 05800F      6      602  TPS    ,
81FE 220E0F      7      603  MVI    80,K
81FF A7CEFF      8      604  XORI   OFF,K,K
8200 A0080F      9      605  MVI    00,PL
8201 20090F     10     606  MVI    00,PH
8202 078400     11     607  SR,WCM  ,
8203 A14EAF     12     608  MVI    5A,K
8204 A148AF     13     609  MVI    5A,PL
8205 2149AF     14     610  MVI    5A,PH
8206 9D020B     15     611  LPI    *+5
8207 05800F     16     612  TPS    ,
8208 994000     17     613  LPI    1000
8209 05800F     18     614  TPS    ,
820A 878600     19     615  SR,RCM  ,
820B 7A290E     20     616  BNEL   0,K,ERROR9
820C 7E298E     21     617  BNEL   8,K,ERROR9
820D 7A2908     22     618  BNEL   0,PL,ERROR9
820E FE2908     23     619  BNEL   0,PL,ERROR9
820F FA2909     24     620  BNEL   0,PH,ERROR9
8210 7E2909     25     621  BNEL   0,PH,ERROR9
                                         622  *
                                         623  *
                                         624  *
                                         625  *
                                         626  *
                                         627  *
                                         628  *
                                         629  *
                                         630  *
                                         631  *
                                         632  *
                                         633  *
                                         634  *
                                         635  *
                                         636  *
                                         637  *
                                         638  *
                                         639  *
                                         640  *
                                         641  *

                                         27
                                         28
                                         29
                                         30
                                         31
                                         32
                                         33
                                         34
                                         35
                                         36
                                         37
                                         38
                                         39
                                         40
                                         41
                                         42
                                         43
                                         44
                                         45

                                         LPI    *
                                         TPS    *
                                         LPI    1000
                                         TPS    ,
                                         MVI    7F,K
                                         XORI   OFF,K,K
                                         MVI    OFF,PL
                                         MVI    OFF,PH
                                         SR,WCM  ,
                                         MVI    5A,K
                                         MVI    5A,PL
                                         MVI    5A,PH
                                         LPI    *+5
                                         TPS    ,
                                         SR,RCM  ,
                                         BNEL   0,F,K,ERROR9

                                         *+9
                                         LPI    *
                                         TPS    *
                                         LPI    1000
                                         TPS    ,
                                         MVI    7F,K
                                         XORI   OFF,K,K
                                         MVI    OFF,PL
                                         MVI    OFF,PH
                                         SR,WCM  ,
                                         MVI    5A,K
                                         MVI    5A,PL
                                         MVI    5A,PH
                                         LPI    *+5
                                         TPS    ,
                                         SR,RCM  ,
                                         BNEL   0,F,K,ERROR9

                                         *+9
                                         LPI    *
                                         TPS    *
                                         LPI    1000
                                         TPS    ,
                                         MVI    7F,K
                                         XORI   OFF,K,K
                                         MVI    OFF,PL
                                         MVI    OFF,PH
                                         SR,WCM  ,
                                         MVI    5A,K
                                         MVI    5A,PL
                                         MVI    5A,PH
                                         LPI    *+5
                                         TPS    ,
                                         SR,RCM  ,
                                         BNEL   0,F,K,ERROR9

```

PUT A "9" IN FO
PRINT "TEST#9" ON CRT
PUT SR,WCM ADDR. +1 IN PC'S
PUSH ADDR. ON STACK
LOAD PC'S WITH ADDR. TO BE WRITTEN
PUSH ADDR. ON STACK
SET K = TO ALL 0'S EXCEPT FOR PARITY BIT
COMPLEMENT K FOR WRITE
SET PL = TO ALL 0'S
SET PH = TO ALL 0'S
WRITE LOC. 1000 IN CONT MEM WITH ALL 0'S
PUT GARBAGE IN K
PUT GARBAGE IN PL
PUT GARBAGE IN PH
LOAD PC'S WITH SR,RCM ADDR. + 1
PUSH ADDR. ON STACK
LOAD PC'S WITH ADDR. TO BE WRITTEN
PUSH ADDR. ON STACK
SET K = TO ALL 1'S EXCEPT FOR PARITY BIT
COMPLEMENT K FOR WRITE
SET PL = TO ALL 1'S
SET PH = TO ALL 1'S
WRITE LOC. 1000 IN CONT MEM WITH ALL 1'S
PUT GARBAGE IN K
PUT GARBAGE IN PL
PUT GARBAGE IN PH
LOAD PC'S WITH SR,RCM ADDR. + 1
PUSH ADDR. ON STACK
LOAD PC'S WITH ADDR. TO BE WRITTEN
PUSH ADDR. ON STACK
READ CONTROL MEMORY
CHECK THAT CONT. MEM. DATA OK

```

8223 7E297E 8229    46      BNEH    7,K,ERROR9
8224 7A29F8 8229    47      BNEL    OF,PL,ERROR9
8225 FE29F8 8229    48      BNEH    OF,PL,ERROR9
8226 FA29F9 8229    49      BNEL    OF,PH,ERROR9
8227 7E29F9 8229    50      BNEH    OF,PH,ERROR9
8228 DE2B80 822B    51      BNEH    TESTA
                                         B
                                         *
                                         52      648
                                         53      649
                                         54      650
                                         55      651
                                         56      652
                                         57      653
                                         *TEST FOR PARITY ERROR CONT. MEM.
                                         58      654
                                         *PUT "A" IN FO
                                         59      655
                                         TESTA   MVI    41,FO
                                         60      656
                                         SB     TEST#*
                                         61      657
                                         SB     BDPPAY
                                         62      658
                                         END    INITB
                                         63      659
                                         *INIT ADDR. COUNTER
                                         64      660
                                         *TEST INSTRUCTION COUNTER INPUT TO STACK
                                         65      661
                                         *PUT PC LOW IN FILE REG 5 FOR TEST
                                         66      662
                                         INITB   AI     1,F6,F6
                                         67      663
                                         AI     1,F7,F7
                                         68      664
                                         TESTB   MVI    42,FO
                                         69      665
                                         SB     TEST#*
                                         70      666
                                         LPI    0000
                                         71      667
                                         TPA    ,00
                                         72      668
                                         TPA    ,04
                                         73      669
                                         FLVCHK TAP    ,00
                                         74      670
                                         MV     PL,F5
                                         75      671
                                         ANDI   01,F5,F5
                                         76      672
                                         BEQL   01,F5,WRODD
                                         77      673
                                         *
                                         78      674
                                         *SET UP STACK FOR WRITE CONT. MEM.
                                         79      675
                                         WREVN  LPI    RETURN1
                                         80      676
                                         TPA    ,01
                                         81      677
                                         LPI    PCCNTL
                                         82      678
                                         TPA    ,02
                                         SB     INSTACK
                                         83      679
                                         B     WRTNOP
                                         84      680
                                         *
                                         85      681
                                         *
                                         86      682
                                         *PUT RETURN ADDR. IN PC'S
                                         87      683
                                         WRODD  LPI    RETURN3
                                         88      684
                                         TPA    ,01
                                         89      685
                                         LPI    PCCNTL
                                         90      686
                                         TPA    ,02
                                         *SAVE ADDR. AUX 1
                                         *LOAD PC'S NEXT ROUTINE ADDR.
                                         *SAVE ADDR. IN AUX 2
                                         *SET UP STACK FOR WRITE CONT. MEM.
                                         *EVEN ADDR. GO WRITE A NOP HERE
                                         91      687
                                         TPA    ,01
                                         92      688
                                         LPI    PCCNTL
                                         93      689
                                         TPA    ,02
                                         *SAVE ADDR. IN AUX 2

```

3/24/78

8244 D67F80	827F	91	687	SB	INSTACK	
8245 DE6680	8266	92	688	B	WRTSBI	
		93	689	*		
		94	690	*	PCCNTL	TAP ,00
8246 8B800F		95	691	OR +,,		GET ADDR. POINTER
8247 000FEF		96	692	MVX PHPL,F1FO		INCREMENT POINTER BY 1
8248 0200E8		97	693	TPA ,00		MOVE PC'S TO FILE REGS FOR TEST
8249 81800F		98	694	BNR F0,F6,FLVCHK		SAVE UPDATED ADDR. POINTER
824A DA3606	8236	99	695	BER F1,F7,CMEXEC		CHECK TO SEE IF ADDR. = "00"
824B 524D17	824D	100	696	B FLVCHK		SEE IF PC'S = TO LAST VALID CM ADDR.
824C DE3680	8236	101	697			GO CHECK ODD OR EVEN THEN WRITE
		102	698	*		
824D 190000	0000	103	699	*	LPI 0000	LOAD PC'S TO = 0
824E 05800F		104	700	TPS ,		PUSH 0 ON THE STACK
824F 87800F		105	701	SR ,		START PROGRAM EXECUTION AT LOCATION 0
		106	702	*		
		107	703	*		
8250 0B804F		108	704	*	TAP ,04	PUT ADDR. COUNTER IN PC'S
8251 000FEF		109	705	CMCONT OR +,,		STEP COUNT BY 1
8252 000FEF		110	706	TPA +,,		STEP COUNT BY 1 (TOTAL STEPS = 2)
8253 01804F		111	707	TPA ,04		SAVE UPDATED COUNT
8254 8B800F		112	708	TPA ,00		GET NEXT CM ADDR.
8255 05800F		113	709	TPA ,		PUSH ADDR. ON STACK
8256 87800F		114	710	TPS ,		POP STACK START EXECUTION AT CM ADDR.
		115	711	SR ,		
		116	712	*		
		117	713	*		
8257 8D800F		118	714	TSTADD TSP ,		SAVE UPDATED CM ADDR. RESULTING FROM SB
8258 81800F		119	715	TPA ,00		STORE ADDR.. AUX 0
8259 0B804F		120	716	TAP ,04		GET ADDR. COUNTER
825A 8202E8		121	717	MVX PHPL,F3F2		MOVE ADDR. COUNTER TO FILE REGS
825B BB800F		122	718	TAP ,00		GET UPDATED CM ADDR.
825C 800FFF		123	719	OR -,,		DECREMENT ADDR. POINTER BY 1
825D 800FFF		124	720	OR -,,		DECREMENT ADDR. POINTER BY 1 (TOTAL -2)
825E 5A6439	8264	125	721	BNR F3,PH,ERRORB		COMPARE TO SEE IF COUNT = TO ADDR.
825F 5A6428	8264	126	722	BNR F2,PL,ERRORB		COMPARE TO SEE IF COUNT = TO ADDR.
		127	723	*		
		128	724	*		
8260 8B800F		129	725	TSTEND TAP ,00		GET UPDATED CM ADDR. PUT ADDR. IN PC'S
8261 5A5068	8250	130	726	BNR F6,PL,CMCONT		LAST CONT MEM ADDR. LOW ORDER?
8262 D26C79	826C	131	727	BER F7,PH,RESMAX		LAST CONT MEM ADDR. HIGH ORDER?
8263 DE5080	8250	132	728	B CMCONT		NOT LAST ADDR. GO EXECUTE AGAIN
		133	729	*		
8264 D72480	8324	134	730	*	ERROR SB	ERROR
		135	731			

8265	5E3180	8231	136	732	B	TESTB	
			137	733	*		
			138	734	*		
8266	234E6F		139	735	WRTSB1	MVI	0D6,K OFF,K,K
8267	A7CEFE		140	736	XORI		PUT OP CODE FOR SUB BRANCH INSTR IN K COMPLEMENT K FOR CONTROL MEM WRITE PUT REMAINDER OF INST CODE IN PC,S
8268	22080F		141	737	MVI	80,PL	
8269	A1497F		142	738	MVI	57,PH	
826A	078400		143	739	SR,WCM	,	WRITE SUB BRANCH AT CM ADDR.
826B	87800F		144	740	RETURN3	SR	RETURN
			145	741	*		
			146	742	*		
826C	A7C6F6		147	743	RESMAX	XORI	0FF,F6,F6 OF,F6,ERRORB
826D	FA64F6		148	744	BNEL	BNEL	IS LOW ORDER F6 = TO "F" IS HIGH ORDER F6 = TO "F"
826E	7E64F6		149	745	BNEH	BNFH	CHECK TO SEE IF F7 = TO "04" (16K MEM) IF F7 NOT = TO "05" (20K MEM) ERROR
826F	F67547		150	746	BEQH	4,F7,COMP	F7 = TO "05" CHANGE TO "4,F" F7 = TO "04" CHANGE TO "F"
8270	FE6457		151	747	BNEH	5,F7,ERRORB	IS LOW ORDER F7 = TO "F" IS HIGH ORDER F7 = TO "4,"
8271	2447F7		152	748	XORI	1F,F7,F7	RESTART PROGRAM
8272	7A64F7		153	749	BNEL	OF,F7,ERRORB	F7 = TO "04" CHANGE TO "3F" IS F7 LOW ORDER = TO "F" IS F7 HIGH ORDER = TO "3" RESTART PROGRAM
8273	7E6447		154	750	BNEH	4,F7,ERRORB	
8274	DE7880		155	751	B	*+4	
8275	25C/F7		156	752	COMP	XORI	
8276	7A64F7		157	753	BNEL	7F,F7,F7	
8277	FE6437		158	754	BNEH	OF,F7,ERRORB	
8278	5EDA80		159	755	B	3,F7,ERRORB	
			160	756	*	TESTC	
			161	757	*		
8279	208EOF		162	758	WRTNOP	MVI	20,K OFF,K,K
827A	A7CEFE		163	759	XORI		SAVE PC'S FROM SUB BRANCH
827B	A008FF		164	760	MVI	OF,PL	PUT NEXT ROUTINE ADDR. IN PC'S
827C	2009FF		165	761	MVI	OF,PH	PUSH ADDR. ON STACK
827D	078400		166	762	SR,WCM	,	PUT SR,WCM ADDR. +1 IN PC'S
827E	87800F		167	763	RETURN1	SR	PUSH ADDR. ON STACK
			168	764	*	,	PUSH WRITE ADDR. IN PC'S
			169	765	*	,	PUSH ADDR. ON STACK
827F	8D800F		170	766	INSTACK	TSP	BRING BACK RETURN ADDR.
8280	81803F		171	767	TPA	,03	PUSH PC'S ON STACK
8281	OB802F		172	768	TAP	,02	RETURN
8282	05800F		173	769	TPS	,	
8283	OB801F		174	770	TAP	,01	
8284	05800F		175	771	TPS	,	
8285	BB800F		176	772	TAP	,00	
8286	05800F		177	773	TPS	,	
8287	BB803F		178	774	TAP	,03	
8288	05800F		179	775	TPS	,	
8289	87800F		180	776	SR	,	

3/24/78

181	777	*		
182	778	*		
828A D6F280	82F2	183	779	CMAINT
828B 210E9F		184	780	MVI
828C 56FA80	82FA	185	781	SB
828D A10EEF		186	782	MVI
828E 56FA80	82FA	187	783	SB
828F A14EOF		188	784	MVI
8290 56FA80	82FA	189	785	SB
8291 A14E5F		190	786	MVI
8292 56FA80	82FA	191	787	SB
8293 214E4F		192	788	MVI
8294 56FA80	82FA	193	789	SB
8295 D70A80	830A	194	790	SPACE
8296 A10E1F		195	791	C'A',K
8297 56FA80	82FA	196	792	OBSTROBE
8298 A10EDF		197	793	C'T',K
8299 56FA80	82FA	198	794	OBSTROBE
829A 210EFF		199	795	C'O',K
829B 56FA80	82FA	200	796	OBSTROBE
829C A14E5F		201	797	C'M',K
829D 56FA80	82FA	202	798	OBSTROBE
829E A10EEF		203	799	C'N',K
829F 56FA80	82FA	204	800	OBSTROBE
82A0 214E4F		205	801	C'U',K
82A1 56FA80	82FA	206	802	OBSTROBE
82A2 D70A80	830A	207	803	SPACE
82A3 210EFF		208	804	C'O',K
82A4 56FA80	82FA	209	805	OBSTROBE
82A5 210E6F		210	806	C'F',K
82A6 56FA80	82FA	211	807	OBSTROBE
82A7 D70A80	830A	212	808	SPACE
82A8 210E3F		213	809	C'C',K
82A9 56FA80	82FA	214	810	OBSTROBE
82AA 210EFF		215	811	C'T',K
82AB 56FA80	82FA	216	812	OBSTROBE
82AC A10EFF		217	813	C'R',K
82AD 56FA80	82FA	218	814	OBSTROBE
82AE 214E4F		219	815	C'O',K
82AF 56FA80	82FA	220	816	OBSTROBE
82B0 214E2F		221	817	C'L',K
82B1 56FA80	82FA	222	818	OBSTROBE
82B2 210EFF		223	819	C'N',K
82B3 56FA80	82FA	224	820	OBSTROBE
82B4 210ECF		225	821	MVI

82B5	56FA80	82FA	226	822	SB	OBSTROBE
82B6	D70A80	830A	227	823	SB	SPACE
82B7	A10EDF	82FA	228	824	MVI	C'M',K
82B8	56FA80	82FA	229	825	SB	OBSTROBE
82B9	210E5F		230	826	MVI	C'E',K
82BA	56FA80	82FA	231	827	SB	OBSTROBE
82BB	A10EDF		232	828	MVI	C'M',K
82BC	56FA80	82FA	233	829	SB	OBSTROBE
82BD	A08EEF		234	830	MVI	C'.',K
82BE	D70A80	830A	235	831	SB	SPACE
82BF	A08E8F		236	832	MVI	C'.,K
82C0	56FA80	82FA	237	833	SB	OBSTROBE
82C1	A0CE0F		238	834	MVI	C'0',K
82C2	56FA80	82FA	239	835	SB	OBSTROBE
82C3	20CEDF		240	836	MVI	C'==,K
82C4	56FA80	82FA	241	837	SB	OBSTROBE
82C5	20CE1F		242	838	MVI	C'1',K
82C6	56FA80	82FA	243	839	SB	OBSTROBE
82C7	A0CE6F		244	840	MVI	C'6',K
82C8	56FA80	82FA	245	841	SB	OBSTROBE
82C9	A10EBF		246	842	MVI	C'K',K
82CA	56FA80	82FA	247	843	SB	OBSTROBE
82CB	D70A80	830A	248	844	SB	SPACE
82CC	20CE1F		249	845	MVI	C'1',K
82CD	56FA80	82FA	250	846	SB	OBSTROBE
82CE	20CEDF		251	847	MVI	C'==,K
82CF	56FA80	82FA	252	848	SB	OBSTROBE
82D0	20CE2F		253	849	MVI	C'2',K
82D1	56FA80	82FA	254	850	SB	OBSTROBE
82D2	A0CE0F		255	851	MVI	C'0',K
82D3	56FA80	82FA	256	852	SB	OBSTROBE
82D4	A10EBF		257	853	MVI	C'K',K
82D5	56FA80	82FA	258	854	SB	OBSTROBE
82D6	208E9F		259	855	MVI	C')',K
82D7	56FA80	82FA	260	856	SB	OBSTROBE
82D8	D70A80	830A	261	857	SB	SPACE
82D9	87800F		262	858	SR	*
			263	859	*	*DATA MEMORY SELECT (1,2) TEST
			264	860	*	
			265	861	*	
82DA	A1003F		266	TESTC	MVI	43,F0
82DB	D71480	8314	267	863	SB	TEST#
82DC	2140AF		268	864	MVI	5A,F0
82DD	190000	0000	269	865	LPI	0000
82DE	56E780	82E7	270	866	SB	WRTDM

PUT A "C" IN F0
 PRINT "TESTFC" ON CRT
 PUT PATTERN #1 IN F0
 SET UP DATA MEMORY ADDR. FOR WRITE (DMS1)
 GO WRITE "5A" IN LOCATIONS 0 AND 1

3/24/78

82DF 190000	0000	271	867	LPI	0000	
82E0 56EB80	82EB	272	868	SB	READDM	
82E1 9D0000	8000	273	869	LPI	8000	SET UP NEW MEMORY ADDR. FOR WRITE (DMS2)
82E2 56E780	82E7	274	870	SB	WRTDM	GO WRITE A "5A" IN LOCS. 8000 AND 8001
82E3 9D0000	8000	275	871	LPI	8000	RESET MEMORY ADDRESS
82E4 56EB80	82EB	276	872	SB	READDM	READ AND CHECK DATA FROM MEMORY
82E5 D6FE80	82FE	277	873	SB	INIT	CLEAR SCREEN AND HOME CUSOR
82E6 DC6180	8061	278	874	B	TESTO	RESTART PROGRAM
		279	875	*		
82E7 802FE0		280	876	*		
82E8 802FE0		281	877	WRTDM	OR,W1	WRITE DATA MEMORY WITH F0, INCR. PC'S 1
82E9 579780	8397	282	878	OR,W1	+,FO,	WRITE DATA MEMORY WITH F0
82EA 87800F		283	879	SB	+,FO,	DELAY ONE SECOND
		284	880	SR	SEC1	RETURN
		285	881	*	,	
82EB 2140AF		286	882	*		
82EC A01F0F		287	883	READDM	MVI	PUT TEST PATTERN IN F0
82ED DAF00A	82F0	288	884	ORI,R	0,,	READ DATA MEMORY
82EE 5AF00B	82F0	289	885	BNR	F0,CL,ERRORC	CHECK DATA READ FOR ERROR
82EF 87800F		290	886	BNR	F0,CH,ERRORC	CHECK DATA READ FOR ERROR
		291	887	SR	,	RETURN
		292	888	*		
82F0 D72488	8324	293	889	*		
		294	890	ERRORC	\$B	PRINT "ERROR" ON CRT
		295	891		TESTC	RESTART TEST

82F2 A00E5F	1	893	ENABLE5	MVI	5,K	SET CRT ADDR.
82F3 178C00	2	894	ENABLE	C10	0C0	ADDR. STROBE
82F4 56F580	82F5	3	895	DELAY10	SB	DELAY5
82F5 56F680	82F6	4	896	DELAY5	SB	*+1
82F6 D6F780	82F7	5	897	SB		*+1
82F7 200F0F		6	898	NOP		
82F8 200F0F		7	899	NOP		
82F9 87800F		8	900	SR		
	9	901	*			
82FA EAFA8D	82FA	10	902	*		
82FB 56F580	82F5	11	903	OBSTROBE BFL	8,SH,*	WAIT FOR DEVICE READY
82FC 978200		12	904	SB	DELAY5	
82FD DEF580	82F5	13	905	C10	20	
		14	906	B	DELAY5	
		15	907	*		
82FE A00DBD		16	908	*		
82FF 284DFD		17	909	INIT	ORI	INHIBIT INPUT
8300 D6F280	82F2	18	910	AND1	0B,SH,SH	SET NO TRAP,4BIT,HALT/STEP OFF
8301 A00E3F		19	911	SB	1F,SH,SH	
8302 56FA80	82FA	20	912	MVI	ENABLE5	
8303 87800F		21	913	SB	03,K	
		22	914	SR	OBSTROBE	
		23	915	*	,	
8304 D6F280	82F2	24	916	*		
8305 200EDF		25	917	CRLF	SB	THIS ROUTINE PRINTS CARRIAGE RETURN LINE FEED
8306 56FA80	82FA	26	918	MVI	0D,K	
8307 A00EAF		27	919	SB	OBSTROBE	
8308 56FA80	82FA	28	920	MVI	0A,K	
8309 87800F		29	921	SB	OBSTROBE	
		30	922	SR	LF	
		31	923	*	,	
830A D6F280	82F2	32	924	*		
830B 208E0F		33	925	SPACE	SB	ENABLE5
830C 56FA80	82FA	34	926	MVI	20,K	
830D 87800F		35	927	SB	OBSTROBE	
		36	928	SR	,	
		37	929	*		
830E D6F280	82F2	38	930	*		
830F 200E1F		39	931	INITCRT	SB	ENABLE5
8310 56FA80	82FA	40	932	MVI	01,K	
8311 A00E3F		41	933	SB	OBSTROBE	
8312 56FA80	82FA	42	934	MVI	03,K	
8313 87800F		43	935	SB	OBSTROBE	
		44	936	SR	,	
		45	937	*		

3/24/78

8314 D6F280	82F2	46	938 *		SB	ENABLE5
8315 214E4F		47	939 TEST#	MVI	54,K	
8316 56FA80	82FA	48	940	SB	OBSTROBE	
8317 210E5F		49	941	MVI	45,K	
8318 56FA80	82FA	50	942	SB	OBSTROBE	
8319 A14E3F		51	943	MVI	53,K	
831A 56FA80	82FA	52	944	SB	OBSTROBE	
831B 214E4F		53	945	MVI	54,K	
831C 56FA80	82FA	54	946	SB	OBSTROBE	
831D 208E3F		55	947	MVI	23,K	
831E 56FA80	82FA	56	948	SB	OBSTROBE	
831F D70480	830A	57	949	MVI	*	
8320 573280	8332	58	950	SB	SPACE	
8321 200F0F		59	951	SB	PRTBYTE	
8322 570480	8304	60	952	NOP	TEST NUMBER X IS PRINTED	
8323 87800F		61	953	SB	TEST NUMBER X IS PRINTED	
		62	954	SR		
		63	955 *	,		
		64	956 *	,		
		65	957 ERROR	SB	ENABLE5	
8324 D6F280	82F2	66	958	MVI	45,K	
8325 210E5F		67	959	SB	OBSTROBE	
8326 56FA80	82FA	68	960	MVI	52,K	
8327 214E2F		69	961	SB	OBSTROBE	
8328 56FA80	82FA	70	962	MVI	52,K	
8329 214E2F		71	963	SB	OBSTROBE	
832A 56FA80	82FA	72	964	MVI	4F,K	
832B 210EFF		73	965	SB	OBSTROBE	
832C 56FA80	82FA	74	966	MVI	O	
832D 214E2F		75	967	SB	OBSTROBE	
832E 56FA80	82FA	76	968	CRLF	R	
832F 570480	8304	77	969	SB	WAIT APP. ONE SECOND FOR DISPLAY PURPOSES	
8330 579780	8397	78	970	SR		
8331 87800F		79	971 *	,		
8332 D6F280	82F2	80	972 PRTBYTE	SB	ENABLE5	
8333 A00E00		81	973	MV	F0,K	
8334 56FA80	82FA	82	974	SB	OBSTROBE	
8335 87800F		83	975 *	,		
8336 21430F		84	976 *		THESE ROUTINES PRINT PARITY ERROR ADDR.	
8337 21025F		85	977 SYSPE	MVI	C'P',F3	
8338 2100DF		86	978 SYSVE	MVI	C'E',F2	
8339 D6F280	82F2	87	979 SYSError	MVI	C'M',FO	
833A 200E1F		88	980 SYSError	MVI	ENABLE5	
833B 56FA80	82FA	89	981	MVI	01,K	
		90	982	SB	OBSTROBE	

91	983	208EOF	91	983	208EOF	MVI	20, K
92	984	A0040F	92	984	A0040F	MVI	00, F4
93	985	OBSTROBE	93	985	OBSTROBE	MVI	OBSTROBE
94	986	5, F4, SPACEOUT	94	986	5, F4, SPACEOUT	MVI	5, F4, SPACEOUT
95	987	BNEH	95	987	BNEH	MVI	BNEH
96	988	01, K	96	988	01, K	MVI	01, K
97	989	OBSTROBE	97	989	OBSTROBE	MVI	OBSTROBE
98	990	C'* , K	98	990	C'* , K	MVI	C'* , K
99	991	OBSTROBE	99	991	OBSTROBE	MVI	OBSTROBE
100	992	OBSTROBE	100	992	OBSTROBE	MVI	OBSTROBE
101	993	OBSTROBE	101	993	OBSTROBE	MVI	OBSTROBE
102	994	SPACE	102	994	SPACE	MVI	SPACE
103	995	C'S , K	103	995	C'S , K	MVI	C'S , K
104	996	OBSTROBE	104	996	OBSTROBE	MVI	OBSTROBE
105	997	C'Y , K	105	997	C'Y , K	MVI	C'Y , K
106	998	OBSTROBE	106	998	OBSTROBE	MVI	OBSTROBE
107	999	C'S , K	107	999	C'S , K	MVI	C'S , K
108	1000	OBSTROBE	108	1000	OBSTROBE	MVI	OBSTROBE
109	1001	C'T , K	109	1001	C'T , K	MVI	C'T , K
110	1002	OBSTROBE	110	1002	OBSTROBE	MVI	OBSTROBE
111	1003	C'E , K	111	1003	C'E , K	MVI	C'E , K
112	1004	OBSTROBE	112	1004	OBSTROBE	MVI	OBSTROBE
113	1005	C'M , K	113	1005	C'M , K	MVI	C'M , K
114	1006	OBSTROBE	114	1006	OBSTROBE	MVI	OBSTROBE
115	1007	SPACE	115	1007	SPACE	MVI	SPACE
116	1008	C'E , K	116	1008	C'E , K	MVI	C'E , K
117	1009	OBSTROBE	117	1009	OBSTROBE	MVI	OBSTROBE
118	1010	C'R , K	118	1010	C'R , K	MVI	C'R , K
119	1011	OBSTROBE	119	1011	OBSTROBE	MVI	OBSTROBE
120	1012	C'R , K	120	1012	C'R , K	MVI	C'R , K
121	1013	OBSTROBE	121	1013	OBSTROBE	MVI	OBSTROBE
122	1014	C'O , K	122	1014	C'O , K	MVI	C'O , K
123	1015	OBSTROBE	123	1015	OBSTROBE	MVI	OBSTROBE
124	1016	C'R , K	124	1016	C'R , K	MVI	C'R , K
125	1017	OBSTROBE	125	1017	OBSTROBE	MVI	OBSTROBE
126	1018	SPACE	126	1018	SPACE	MVI	SPACE
127	1019	C' , K	127	1019	C' , K	MVI	C' , K
128	1020	OBSTROBE	128	1020	OBSTROBE	MVI	OBSTROBE
129	1021	F3 , K	129	1021	F3 , K	MVI	F3 , K
130	1022	OBSTROBE	130	1022	OBSTROBE	MVI	OBSTROBE
131	1023	F2 , K	131	1023	F2 , K	MVI	F2 , K
132	1024	OBSTROBE	132	1024	OBSTROBE	MVI	OBSTROBE
133	1025	F1 , K	133	1025	F1 , K	MVI	F1 , K
134	1026	OBSTROBE	134	1026	OBSTROBE	MVI	OBSTROBE
135	1027	FO , K	135	1027	FO , K	MVI	FO , K

8369 56FA80	82FA	136	1028	SB	OBSTROBE
836A D70A80	830A	137	1029	SB	SPACE
836B 200009		138	1030	MV	PH,FO
836C D77B80	837B	139	1031	SB	PRTBITE
836D A00008		140	1032	MV	PL,FO
836E D77B80	837B	141	1033	SB	PRTBITE
836F 208E9F		142	1034	MVI	C')',K
8370 56FA80	82FA	143	1035	SB	OBSTROBE
8371 D70A80	830A	144	1036	SB	SPACE
8372 208EAFF		145	1037	MVI	C'*',K
8373 56FA80	82FA	146	1038	SB	OBSTROBE
8374 56FA80	82FA	147	1039	SB	OBSTROBE
8375 56FA80	82FA	148	1040	SB	OBSTROBE
8376 DF0480	8304	149	1041	B	CRLF
		150	1042	*	
		151	1043	*	
8377 4B7921	8379	152	1044	PRTBIT1	BLER
8378 AC0272		153	1045	A1	F2,F1,*+2
8379 200E02		154	1046	MV	07,F2,F2
837A DEFA80	82FA	155	1047	B	F2,K
837B A0C19F		156	1048	PRTBITE	OBSTROBE
837C 20C30F		157	1049	MVI	39,F1
837D 8C4203		158	1050	MVI	30,F3
837E D77780	8377	159	1051	SHHH	F0,F3,F2
837F 084203		160	1052	SB	PRTBIT1
8380 5F7780	8377	161	1053	SHHL	F0,F3,F2
		162	1054	*	PRTBIT1
		163	1055	*	
8381 8D800F		164	1056	PE24	TSP
8382 800FFF		165	1057	OR	,
8383 0200E8		166	1058	MVX	PHPL,F1FO
8384 9D03A9	83A9	167	1059	LPI	BDPARY
8385 5B8A19	838A	168	1060	BNR	F1,PH,*+5
8386 53AA08	83AA	169	1061	BER	F0,PL,BDPARY1
8387 9D03AA	83AA	170	1062	LPI	BDPARY1
8388 5B8A19	838A	171	1063	BNR	BRANCH IF THIS SI A REAL PARITY ERROR
8389 538E08	838E	172	1064	BER	PARITY TEST OR SET UP TO RETURN TO PROG.
838A 0208E0		173	1065	MVX	PUT PC'S BACK FOR CMPE PRINT OUT
838B 21013F		174	1066	MVI	SET UP F1 TO PRINT OUT "PECM"
838C D73680	8336	175	1067	SB	SYSPE
838D 5F8D80	838D	176	1068	B	*
		177	1069	*	
		178	1070	*	
838E 0208E0		179	1071	RETURN	MVX
838F AC0818		180	1072	AI	F1FO,PHPL 1,PL,PL

```

8390 05800F          TPS      ,
8391 87800F          SR       ,
181   1073           TPS      ,
182   1074           SR       ,
183   1075           *       ,
184   1076           *       ,
185   1077           PE8      ,
186   1078           TSP      ,
187   1079           OR      ,
188   1080           MVI      C'D',F1
189   1081           SB      ,
190   1082           *       B
191   1083           *       ,
192   1084           SEC1     ,
193   1085           RESTRT  MVI      00,FO
194   1086           WAIT1    AI       00,K
195   1087           BNEL    1,K,K
196   1088           BEQH    9,K,*+2
197   1089           SB      0C,K,*+3
198   1090           B       DELAY50
199   1091           WAIT2   AI       WAIT1
200   1092           BNEL    1,FO,FO
201   1093           BEQH    0B,FO,*+2
202   1094           B       1,FO,*+2
203   1095           SR      RESTRT
204   1096           DELAY50
205   1097           SB      ,
206   1098           SB      ,
207   1099           SB      ,
208   1100           SB      ,
209   1101           SR      ,
210   1102           *       ,
211   1103           *       ,
212   1104           BDPARY  LPI      OFFFF
213   1105           BDPARY1 SB      *
214   1106           B       END
215   1107           *END

```

FAILING ADDR. TO PC'S
DECREMENT ADDR.
SET UP F1 TO PRINT OUT "PEDM"
PRINT OUT DATA MEMORY PARITY ERROR
HANG HERE WAITING FOR RESET TO BE STRUCK

CLEAR COUNT
CLEAR COUNT
STEP COUNT BY 1

CHECK FOR LOOP COUNT = 200 DECIMAL
DELAY 50 MICRO-SECONDS
REPEAT LOOP
STEP COUNT BY 1

CHECK FOR LOOP COUNT = 25 DECIMAL
EXECUTE WAIT1 LOOP AGAIN
RETURN

DELAY10
DELAY10
DELAY10
DELAY10
DELAY10

EDIT THESE LOCATIONS TO CONTAIN BAD PARITY
TO FORCE CONTROL MEM PARITY ERROR FOR TESTING

NUMBER OF LINES IN ERROR = 0 NO. OF WARNINGS = 0 NO. OF SYMBOLS = 113 OVERFLOWS = 55

SYMBOL	VALUE	DEFN	REFERENCES
ADDLEVEL	80E8	0289	
AUXCHK	8124	0365	0321
AUXINC	81ED	0579	0448 0450 0452 0454 0456 0460 0462 0464 0466 0468 0470 0472 0474 0476 0478 0480 0482 0484
AUXWRT	8103	0329	0486 0488 0490 0492 0494 0496 0498 0500 0502 0504 0506 0508
BDPARY	83A9	1104	0320
BDPARY1	83AA	1105	0657 1059
CHKSTK	80A8	0205	1061 1062
CHSTKO	80BA	0226	0210
CMAMNT	828A	0779	0231 0233
CMCONT	8250	0705	0098
CΜEXEC	824D	0700	0726 0728
COMPΜ	8275	0752	0696
CRLF	8304	0917	0746
DECPH	8098	0186	0917 0999 0953 0968 1041
DECTST	8095	0183	0182
DELAY10	82F4	0895	0187 0189
DELAY5	82F5	0896	1096 1097 1098 1099 1100
DELAY50	83A3	1096	0895 0904 0906
ENABLE	82F3	0894	1089
ENABLE5	82F2	0893	0102
END	822E	0658	0779 0911 0917 0925 0931 0939 0957 0972 0980
ENDDIAG1	80EF	0299	1106
ERROR	8324	0957	0292
ERROR0	806C	0133	0133 0149 0169 0190 0211 0238 0301 0439 0592 0650 0731 0890
ERROR1	8079	0149	0127
ERROR2	808A	0169	0143
ERROR3	809C	0190	0162 0163
ERROR4	80AE	0211	0183 0184
ERROR5	80C6	0238	0206
ERROR6	80F1	0301	0227 0228
ERROR7	8168	0439	0273 0274 0276 0277
ERROR8	81F6	0592	0433 0434
ERROR9	8229	0650	0584 0585
ERRORB	8264	0731	0616 0617 0618 0619 0620 0621 0641 0642 0643 0644 0645 0646
ERRORTC	82F0	0890	0721 0722 0744 0745 0747 0749 0750 0753 0754
FLVCHK	8236	0669	0885 0886
INCCCHK	81F0	0584	0695 0697
INCPH	8086	0165	0514 0516 0518 0520 0522 0524 0526 0528 0530 0532 0534 0536 0538 0540 0542 0544 0546 0548 0550 0552 0554 0556 0558 0560 0562 0564 0566 0568 0570 0572 0574 0576 0161

SYMBOL CROSS REFERENCE

PAGE 28

3/24/78


SYMBOL	VALUE	DEFN	REFERENCES
INCTST	8083	0162	0166 0168
INIT	82FF	0909	0021 0118 0873
INITB	822F	0662	0658
INITCRT	830E	0931	
INITIAL	8011	0025	0027 0028 0032 0033
INITIAL0	801C	0039	0044 0045 0052 0053
INITIAL1	802D	0059	0064 0065 0072 0073
INITIAL2	803E	0079	0087 0088 0090 0091
INPUT	8053	0103	
INSTACK	827F	0766	0679 0687
INTEST	804D	0097	0109
LOOPA	8065	0126	0131
LOOPB	8072	0142	0147
LOOPC	807F	0158	0164
LOOPD	8091	0179	0185
LOOPE	80A4	0201	0204
LOOPF	80B7	0223	0225
OBSTROBE	82FA	0903	0055 0075 0093 0781 0783 0785 0787 0789 0792 0796 0798 0800 0802 0805 0807 0810 0812
PE24	8381	1056	0814 0816 0818 0820 0822 0825 0827 0829 0833 0835 0837 0839 0841 0843 0846 0848 0850 0852 0854
PE8	8392	1077	0856 0913 0919 0921 0927 0933 0935 0941 0943 0945 0947 0949 0959 0961 0963 0965 0967 0974 0982
PRINT?	8057	0107	0985 0989 0991 0992 0993 0996 0998 1000 1002 1004 1006 1009 1011 1013 1015 1017 1020 1022 1024
PCCNTL	8246	0691	1026 1028 1035 1038 1039 1040 1047
PRTB11	8377	1044	0106 0113
PRTBITE	837B	1048	0232 0234
PRTBYTE	8332	0972	0366 0368 0370 0372 0374 0376 0378 0380 0382 0384 0388 0390 0392 0394 0396 0398 0400 0402
READ1	80DC	0271	0404 0406 0408 0410 0412 0414 0416 0418 0420 0422 0424 0426 0428
READDM	82EB	0883	
READEND	80D8	0264	
READTEST	80E1	0276	
RESMAX	826C	0743	
RESTRT	8398	1085	
RETURN	838E	1071	0675
RETURN1	827E	0763	0683
RETURN3	826B	0740	
SEC1	8397	1084	0879 0969

SYMBOL CROSS REFERENCE

PAGE 29

3/24/78

SYMBOL	VALUE	DEFN	REFERENCES
SPACE	830A	0925	0790 0803 0808 0823 0831 0844 0857 0950 0994 1007 1018 1029 1036
SPACEOUT	833E	0985	0987
STACKCOM	80E3	0278	0275
START	8010	0021	0003 0005 0016
START0	8060	0118	0112 0115
START1\$	80CA	0247	
START5	80B3	0219	0237
START7	80FF	0319	0308 0310 0312 0314
SYSErrorR	8339	0980	
SYSPE	8336	0977	1067 1080
SYSVE	8337	0978	
TEST#	8314	0939	0123 0139 0155 0175 0196 0217 0246 0306 0445 0598 0656 0665 0863
TEST0	8061	0122	0134 0874
TEST1	806E	0138	0132 0150
TEST2	807B	0154	0148 0170
TEST3	808C	0174	0167 0191
TEST4	809E	0195	0188 0212
TEST5	80B0	0216	0209 0239
TEST6	80C8	0245	0235 0302
TEST7	80F4	0305	0300 0440
TEST8	816A	0444	0315 0593
TEST9	81F8	0597	0588 0651
TESTA	822B	0655	0647
TESTB	8231	0664	0732
TESTC	82DA	0862	0755 0891
TSTADD	8257	0714	
TSTEND	8260	0725	
WAIT1	8399	1086	1090
WAIT2	839E	1091	
WREVEN	823A	0675	
WRITE1	80D2	0258	0266 0284 0290 0298
WRITE1A	80D6	0262	0258
WRDD	8240	0683	0672
WRTDM	82E7	0877	0866 0870
WRTNOP	8279	0758	0680
WRTSB1	8266	0735	0688
ZERO	805A	0110	0105



MODULE REPAIR GUIDE

NO. 4.5

EDITED BY CUSTOMER ENGINEERING DIVISION

June 22, 1978

210-6792 MODULE REPAIR

SECTION 1 INTRODUCTION

A series of test procedures has been developed in order to effectively troubleshoot and repair the 210-6792 ~~ALU~~ module.

If these test procedures are followed the 6792 module will be tested in a logical fashion which should make repair of the module quite simple.

These procedures require the use of an oscilloscope (Tektronix model 465 or equivalent), the standard 2200 VP system repair equipment (190-0718), and a set of program PROMs.

Since the 6792 module has a large amount of system control and timing logic associated with it, the first procedure is to test the ability of the module under test to statically generate the minimum required control/timing signals.

The second procedure will be to force the module to execute a Branch instruction continuously, in order to generate T1-T12 (timing signals) for test analysis.

The third procedure will be to force the module to execute a Subroutine Return which will generate the remaining timing signals (T13-T16) for test analysis.

Finally, as with all the other 2200 VP modules, the PROM program is run to exercise all other logic functions on the module.

Printed in U.S.A.

WANG

LABORATORIES, INC.

ONE INDUSTRIAL AVENUE, LOWELL, MASSACHUSETTS 01851, TEL. (817) 851-4111, TWX 710 343-6769, TELETYPE 84-7421

SECTION 2 INSTALLATION/OPERATION

Please refer to the "Module Repair Guide No. 4A" for information needed to install and operate the equipment associated with 2200 VP system repair. The only additional equipment would be the set of test PROMs associated with the 6792 test program.

	PROM	BOARD	LOCATION
#1	378-2207	6789	L-27
#2	378-2208	6789	L-28
#3	378-2209	6789	L-29

SECTION 3 GENERAL TEST PROCEDURE INFORMATION

3.1. TEST PROCEDURES IN GENERAL

There are, as previously stated, three test procedures. All of these procedures follow the same basic format, this format being:

1. Set up the light board in some particular fashion.
2. Set up the oscilloscope.
3. Perform the scope tests referencing pictorial aids.

NOTE:

Initially, a detailed description of how to set up the light board and oscilloscope is given. After the initial setup only changes to this procedure will be given.

3.2. TEST PROCEDURE #1

Turn power off of the system and set up the light board as follows:

Set ROM switches = 5C0380

Set CM/SWITCHES = CM

Set Address switches = 8003

Set IC/PC switch = IC

Set COMPARE/NONCOMPARE = COMPARE

Set RUN/STEP = RUN

Place the module under test on an extender module. Apply power to the system. Note the IC address, it should be = to 8003.

Set RUN/STEP = STEP

A. Check that the STEP switch asserts STOP.

Probe: L 26 pin 9 signal should be low

Set CM/SWITCHES = SWITCHES

B. Check that BRANCH asserts as a result of a branch instruction.

Probe: L 68 pin 8 signal should be low

Set CM/SWITCHES = CM

Initial scope setup:

VOLTS/DIV	2 DC	(CHANNEL 1)
VERT MODE	CH 1	
HORIZ DISPLAY	A	
TRIG MODE	NORM	
COUPLING	AC	
SOURCE	CH 1	
SLOPE	+	
TIME/DIV	.05 MICRO SEC. (50nS)	

C. Test that the MASTER CLOCK signal is generated.

Probe: Jumper near L 23 and 20 MHZ crystal.

Refer to Figure #1 for expected signal.

D. Test I/O CLK signal and associated circuitry.

Set CM/SWITCHES = SWITCHES

Set scope: TIME/DIV 1 MICRO SEC.

Probe: L 62 Pin 11

Refer to Figure #2

Set CM/SWITCHES = CM

Refer to Figure #3

Note:

Throughout these procedures references are made to signals that are being checked on IC pins. Most of these signals are outputs on this module and go to output pins on the motherboard. It is important that these signals are also checked on these pins to eliminate the possibility of having an open etch.

FIGURE 1
MASTER CLOCK




FIGURE 2
I/O CLOCK





FIGURE 3
I/O CLOCK



E. Test MARCLK and associated circuitry.

Set CM/SWITCHES = SWITCHES


Set scope: TIME/DIV .5 MICRO SEC. (500 nS)

Probe: L 40 pin 3


Refer to Figure #4

Set CM/SWITCHES = CM

Refer to Figure #5



**FIGURE 4
MARCLK**



**FIGURE 5
MARCLK**

F. Test CE and associated circuitry.

Set CM/SWITCHES = SWITCHES

Probe: L 39 pin 6

Refer to Figure #6

Set CM/SWITCHES = CM

Refer to Figure #7

FIGURE 6

CE




FIGURE 7

CE



G. Test REF and associated circuitry.

Set CM/SWITCHES = SWITCHES

Set scope: TIME/DIV .2 Micro Sec. (200nS)

SLOPE

Probe L 37 pin 6

Refer to Figure #8

Set CM/SWITCHES = CM

Refer to Figure #10

Set scope: TIME/DIV 5 MICRO SEC.

Refer to Figure #11

Set CM/SWITCHES = SWITCHES

Refer to Figure #9




FIGURE 8 REF

FIGURE 9 REF




FIGURE 10 REF





FIGURE 11 REF



3.3. TEST PROCEDURE #2

A power on reset (POR) forced the micro-program to PROM location 8003. In the previous procedure, a match stop occurred halting the program at this location. The instruction at location 8003 will be executed when the STEP switch is pushed. This small program causes the CPU to branch waiting for a key to be struck on the keyboard. Without striking a key on the keyboard, perform the following test procedure:

Change light board:

CM/SWITCHES = CM

COMPARE/NONCOMPARE = NONCOMPARE

STEP switch -- push once

Change initial scope setup as follows:

VERT MODE	ALT
TIME/DIV	.1 MICRO SEC. (100nS)

A. Compare T1 to T2, T3 to T4 etc. until finally comparing T11 to T12.

Probe: CH 1 L 63 pin 3

Probe: CH 2 L 64 pin 3

Refer to Figure #12

NOTE:

There is a 100 nS difference between occurrence of the low going pulses.

Probe: CH 1 L 63 pin 6

Probe: CH 2 L 64 pin 6

Refer to Figure #12

Continue comparing timing pulses in this fashion until finally comparing T11 to T12. (Refer to schematic for chip and pin locations of remaining timing signals).

B. Compare T1 to T12 (full cycle)


Set scope: TIME/DIV .2 MICRO SEC.

Probe: CH 1 L 63 pin 3

Probe: CH 2 L 66 pin 3

Refer to Figure #13


CH 1 T1-T11



CH 2 T2-T12

FIGURE 12 T1 COMPARED TO T2

CH 1 T1



CH 2 T12

FIGURE 13 T1 COMPARED TO T12

This procedure checks the occurrence of T12 in relation to T1 for a full cycle (start of T1 to start of next T1).

3.4. TEST PROCEDURE #3

In order to generate timing pulses T13-T16, a Subroutine Branch instruction is set up on the light board and forced to execute continuously. The ALUCLK signal is also checked in this procedure.

Set up light board as follows:

Set ROM switches = 87800F

Set CM/SWITCHES = CM

Set ADDRESS switches = 8006

Set IC/PC = IC

Set COMPARE/NONCOMPARE = COMPARE

Set RUN/STEP = RUN

Turn system power off then back on again to force Power On Reset. The program should halt at IC address 8006. At this point continue as follows:

Set CM/SWITCHES = SWITCHES

Set COMPARE/NONCOMPARE = NONCOMPARE

Step -- push once

The system should now be executing a continuous Subroutine Branch instruction.

A. Test timing pulses T13-T16

Set scope: TIME/DIV .05 MICRO SEC.

Probe: CH 1 L 65 pin 8

Probe: CH 2 L 66 pin 8

Refer to Figure #14

Note the 50 nS time difference between T13 and T14.

Set scope TIME/DIV .2 MICRO SEC.

Note full cycle = 800 nS.

Set scope: TIME/DIV .05 MICRO SEC.

Probe: CH 1 L 65 pin 11

Probe: CH 2 L 66 pin 11

Refer to Figure #14

Set scope: TIME/DIV .2 MICRO SEC.

Refer to Figure #15

T13 COMPARED TO T14

T15 COMPARED TO T16

CH 1




FIGURE 14

FULL CYCLE




FIGURE 15

B. Test ALUCLK signal

Probe: CH 1 L 26 Pin 6 (CH 1 only)

Refer to Figure #16

Start program execution:

Set COMPARE/NONCOMPARE = COMPARE

Set CM/SWITCHES = CM

Set RUN/STEP = RUN

Step -- push once

Program should now be running.

NOTE:

If a PECM results, push RESET to begin
program execution.

ALUCLK



FIGURE 16

SECTION 4 TEST INFORMATION

4.1. POWER ON

As power is applied to the system a micro-trap to PROM address 8003 occurs which begins test operations. The program starts by disabling Data Memory Parity errors and enabling input from the keyboard. The program then waits at address 8006 for a key to be struck before continuing.

4.2. START

This begins a series of preliminary tests which exercise micro-instructions in a very basic fashion. This particular section is broken up into two parts, START and START 1. The START section tests Masked Branch instructions. It is important to note that if the MVI (Move Immediate) instruction does not function properly, erroneous results may occur from these preliminary branch tests.

4.3. START 1

This section of the program tests the Register Branch instructions. At the beginning of the program File Registers 0, 1, and 2 were initialized to a specific value for test purposes. The typical test procedure utilizes these registers in different combinations and with various Branch instructions to test the ability of the module to execute successful branch operations. If a failure is detected the program should branch back to the beginning of the section and restart (loop on error). If no errors are detected the CRT is cleared and a "0" is displayed on the screen.

4.4. INITIAL 1 -- INITIAL 9

These preliminary tests are very similar. Each test begins by setting up File Registers with some particular data pattern then executing a specific instruction several times to produce various results. After each instruction is executed a test is performed to check if the results are correct. If an error occurs the program loops on error, if no error occurs a number will be displayed on the CRT and the program continues on to the next test. At the completion of these initial tests the CRT should be display:

0123456789

4.5. TEST 0 -- TEST 8

These are a series of tests that exercise individual instructions. Previously the preliminary tests performed a very basic check of the ability to execute various instructions. These tests are designed to provide a more in-depth check of the instructions. At the beginning of each test the program displays "TEST #X" where X is the number of the test currently be executed. If an error is detected within any of these tests, "ERROR" is displayed on the CRT and the program restarts at the beginning of the test that fails. The program will loop in this fashion until the error goes away.

4.6. TEST 9

This test exercises various Carry Bit functions. Several different types of instructions are utilized to produce various Carry Bit conditions.

4.7. TEST A

This test exercises the PH and PL Registers ability to multiplex onto the B Bus. Various instructions are performed to force different multiplex conditions.

4.8. TEST B

This test exercises the Data Memory Input Register and Parity circuitry. Data memory locations 0000-00FF are written with their address, read back, and checked to see if they did in fact get written properly. Any single bit failure will cause a parity error (PEDM). At the beginning of this test the parity error circuitry was conditioned to allow parity errors. If a parity error occurs the program will display the failing address on the CRT. If more than one bit fails, and it does not cause a parity error, the program will display "ERROR" and restart at the beginning of the test.

4.9. TEST C

This test exercises the two ALU chips by executing groups of instructions that produce various bit pattern combinations.

4.10. TEST D

This test writes 16K of Control Memory, reads all previously written locations, and verifies that these locations did in fact get written properly. The address of the location is written into the location.

Location 0000 = 0000
Location 03AF = 03AF

At the completion of TEST D the CRT should display:

TEST#0
TEST#1
TEST#2
TEST#3
TEST#4
TEST#5
TEST#6
TEST#7
TEST#8
TEST#9
TEST#A
TEST#B
TEST#C
TEST#D

The program will restart at TEST 0 after TEST D has been completed.

4.11. RESET

If for any reason the program gets hung up or a parity error occurs the RESET key may be struck which will restart the program at the beginning of the preliminary tests (START).

SECTION 5 ALU 210-6792 THEORY OF OPERATION

This section provides detailed information concerning the operation of individual circuits within the 210-6792 module.

5.1. Simplified Block Diagram

5.1.1. FUNCTION DECODER

The Function Decoder (L9) specifies the function the ALU is to perform by providing the ALU with a 'word' decoded from instruction bits R14-16, 17-22.

5.1.2. 'C' BUS SOURCE SELECTOR

The 'C' Bus Source Selector (L47, L48, L60, 161) selects the output of one of the ALU sections for output onto the 'C' bus.

5.1.3. BRANCH DECODER

The Branch Decoder (L27, 128, L29, L41, L42, L43, L44, L54, L55, L56, L57, L67, L68, L69, L70) decodes all mask branch and conditional branch functions for the system.

5.1.4. 'B' BUS SOURCE SELECTOR

The 'B' Bus Source Selector (L4, L5, 16) selects either the PL or PH register for output onto the 'B'Bus.

5.1.5. SYSTEM TIMING


The System Timing utilizes a number of gates, latches, clocks, shift registers and counters to provide all of the basic system clock pulses. All clock signals are derived from a 20 MHz crystal oscillator.

5.1.6. DATA MEMORY INPUT REGISTER

The Data Memory Input Register (L71, L72, L73, L74) latches the output of the 'C'Bus Source Selector. A hardware generated parity bit is determined from the 8 bits of data from the 'C' Bus selector and latched into this register.

5.1.7. ALU

The system ALU is divided into three sections. Binary (L19, 120, L21, L22), Decimal (L34, L35) and Multiply (L7, L45, L46, L58, L59). The binary section performs the arithmetic and logical functions except as follows. The decimal section is used for DAC and DACI when the resultant sum of the low or high order 4 bits from the binary section is greater than 10, and for DSC and DSCI when the resultant difference from the binary section is less than zero (negative). The decimal section converts the output of the binary ALU to BCD. The multiply section is used for M, MI and SHFT instructions and is utilized to establish some system pointers and for control of subscripted variables. The ALU is not utilized for branch instructions or the following mini instructions: LPI; CIO; SR, WCM; SR, RCM.



6792 BLOCK DIAGRAM

5.2. Detailed Theory of Operation

5.2.1. FUNCTION DECODER

The Function Decoder utilizes a 74S188 PROM to decode instruction bits R14-16, 18-20 into ALU functions or words (see figure 4-20). Words 0-15 are self explanatory. Words 16-19 (TRANSFER) enable the binary ALU to pass the 'B' bus data on to the 'C' bus. Words 24-27 (SHIFT) enable the multiply ALU to pass the high or low 4 bits of the A and B register to the 'C' Bus Source Selector.

The C Bus Source Selector utilizes four-74LS257 quad 2 to 1 multiplexers for selecting the binary, decimal or multiply ALU sections for output to the Data Memory Input Register or 'C' bus latch. L47 and L48 are enabled for binary and decimal functions except the multiply and shift instructions. For these, L60 and L61 are enabled. Source selector inputs are selected as follows: 'A' inputs of L47 and L48 are selected for all binary and decimal operations as explained above except for DAC, DACI, DSC and DSCI when the sum is greater than 10 or the difference is less than zero (negative) at which time the B input are selected. The 'A' inputs of L60 and L61 are selected for multiply operations by DOP being low (and ALU-OP being high). The B inputs (SH0-7) are selected for shift operations (DOP and AL11-OP high).

5.2.2. BRANCH DECODER


The Branch Decoder has two sections. One section for decoding the mask branch instructions and the other for decoding the register branch instructions. Instruction bits R19-22 are decoded by a BCD to Decimal decoder (L67) which decodes the desired branch condition to be tested.

The mask branch section test the condition of the high or low 4 bits of the selected register against the mask field. Instruction bit R18 is used to determine if the high or low 4 bits of the register are to be used. R18 low selects the low 4 bits at pin 1 of L29. If BEQ is decoded, the 4 mask bits are compared with the 4 register bits by L27. If they are equal, pin 6 goes high and with L54 pin 13 already high, BEQ goes low initiating a branch to the specified address. If BNE is decoded, L27 is still used for the compare, and if not equal pin 6 will be low but inverted at L30 pin 2 and with L54 pin 1 high a branch to the specified address occurs. For the BT instruction, the register bits are logically AND'ed with the masked bits by L28. If the result from L28 is equal to the mask field when compared by L42, a branch to the specified address occurs. The BF instruction is similar to BT except that the AND'ed results of the 4 register bits and the mask bits are OR'ed and if none of the register bits coincide with the mask (AND'ed result equals 0000) then BF is enabled and a branch occurs. Any one of BF, BT, BEQ, BNE going active causes L68 pin 8 (BRANCH) to go high.

WORD SELECT TRUTH TABLE

6792 P.C. BOARD

User Def.	Ins. Performed	WORD #*	WORD ADR.	Inputs	Outputs	Cn
OR	OR	0	00	A L L L I L	Y1 L H H H L L L H	H
XOR	XOR	1	01	H L L I L L	Y2 L H H L L L L H	H
AND	AND	2	02	L H L I L L	Y3 H H L H L L L H	H
SC	SC	3	03	H H L I L L	Y4 L H L L L L H L	H
DAC	DAC	4	04	L L H I L L	Y5 H L L H L H L L	<u>SHD</u>
DSC	DSC	5	05	H L H I L L	Y6 L H H L L H H L	<u>SHD</u>
AC	AC	6	06	L H H I L L	Y7 H L L H L H L L	<u>SHD</u>
M	M	7	07	H H H I L L	Y8 L L L H L L L L	H
ORI	ORI	8	08	L L L H L L	Y9 L H H H L L L L H	H
XORI	XORI	9	09	H L L H L L	Y10 L H H L L L L H	H
ANDI	ANDI	10	0A	L H L H L L	Y11 H H L H L L L H	H
AI	AI	11	0B	H H L H L L	Y12 H L L H L L L L	H
DACI	DACI	12	0C	L L H H L L	Y13 H L L R L L H H L	<u>SHD</u>
DSCI	DSCI	13	0D	H L H H L L	Y14 L H H L L H H L	<u>SHD</u>
ACI	ACI	14	0E	L H H H L L	Y15 H L L H L H L L	<u>SHD</u>
MI	MI	15	0F	H H H H L L	Y16 L L L H L L L L	H
TRANSFER	TPA, XPA	16	10	L L L L H L	Y17 L H L R L L L L H	H
TRANSFER	TPS, SR	17	11	H L L L I H	Y18 L H L H L L L L H	H
TRANSFER	TAP	18	12	L H L L H L	Y19 L H L R L L L L H	H
TRANSFER	TSP	19	13	H H L L H L	Y20 L H L R L L L L H	H
TRANSFER		20	14	L L H H L L	Y21 L H L H L L L L H	H
TRANSFER	ALU not used	21	15	H L H H L L	Y22 L H L H L L L L H	H
TRANSFER		22	16	L H H H L L	Y23 L H L R L L L L H	H
TRANSFER		23	17	H H H H L L	Y24 L H L R L L L L H	H
**SHIFT	SHIFT (HbRa=00)	24	18	L L L H H H	Y25 L L L L H H L L H	H
SHIFT	SHIFT (HbRa=01)	25	19	H L L H H H	Y26 L L L L H H L L H	H
SHIFT	SHIFT (HbRa=10)	26	1A	L H L H H H	Y27 L L L L H H L L H	H
SHIFT	SHIFT (HbRa=11)	27	1B	H H L H H H	Y28 L L L L H H L L H	H
SHIFT		28	1C	L L H H H H	Y29 L L L L H H L L H	H
SHIFT	never addressed	29	1D	H L H H H H	Y30 L L L L H H L L H	H
SHIFT		30	1E	L H H H H H	Y31 L L L L H H L L H	H
SHIFT		31	1F	H H H H H H	Y32 L L L L H H L L H	H



$$\overline{SHIFT\ DCD} = \overline{R_{14}} \cdot \overline{R_{15}} \cdot \overline{R_{16}} \cdot \overline{R_{20}} \cdot \overline{R_{21}} \cdot \overline{R_{22}}$$


* TRANSFER = 'B' bus to 'C' bus

**SHIFT = High or low 4 bits of A and B registers to C bus

The register branch section tests the conditions between two 8 bit registers, or two 16 bit registers (8 bit register pairs) on an extended operation. Extended operations can be performed only for BLR and BLER instructions. For all of the register branch instructions, a comparison of the registers is performed by L43 and L44. The status of the register comparison is at L44 pins 6 and 7. If the 'A' and 'B' bus registers are equal, pin 6 will be high. If the 'A' bus register is less than the 'B' bus register, pin 7 will be high. If the 'A' bus register is greater than the 'B' bus register, pin 6 and 7 are low. L55 pin 6 will go low when BNR is decoded and register A \neq register B. L55 pin 8 will go low when BER is decoded and register A = register B. L40 pin 8 will go low when BLR is decoded and register A < register B. L56 pin 8 will go low when BLER is decoded and register A <= register B. For the BLRX (register pair) instruction, BLR will be high at L40 pin 9. If register A < register B, L40 pin 8 will go low causing BRANCH to go high. At T4, L70 pins 3 and 11 are clocked causing L57 pin 11 to go high. At T6 when the register addresses are incremented, the registers are immediately tested by L43 and L44. If register A is again < register B, L40 pin 8 remains low. If register A = register B, L57 pin 10 goes high causing pin 8 to go low which also generates BRANCH. If register A > register B, L57 pin 10 remains low and L40 pin 10 goes low to turn BRANCH off. At T8 BRANCH is used in the instruction counter to load the branch address. For the BLERX (register pair) instruction, BLER will be high at L56 pins 5, 9 and 13. If register A < register B, L56 pins 1 and 10 will go high. As L56 pin 1 goes high, pin 12 goes low to enable BRANCH. At T4, L70 pin 11 is clocked which makes L57 pin 3 go high to make pin 6 go low, also enabling BRANCH. At T6 the next two registers are compared. If register A < register B, L56 pin 12 remains high to keep BRANCH enabled. If register A > register B on the second test, L56 pin 1, pin 4 and pin 10 go low to turn BRANCH off before it can be used by the instruction counter.

5.2.3. SYSTEM TIMING

The system timing originates from a 20 MHz crystal controlled oscillator. There are two speeds for system timing which are developed by L14B. The system operates at the fast speed (20 MHz) whenever ROMS is inactive. This is because pins 1 and 4 of L14B are driven at opposite polarities by the 20 MHz crystal output. This causes L39 pin 11 to be clocked at 20 MHz. The system operates at the slow speed (10 MHz) whenever ROMS is active. This causes pins 1 and 4 of L14B to go high and pin 3 to be clocked at 20 MHz. The output at pin 5 now clocks L39 pin 11 at 10 MHz instead of 20 MHz. The outputs of L39 at pins 8 and 9 are at half the frequency of the input clock. The clock signals at L38 pins 2, 4, 6 and 8 are used for clocking the various counters, latches and gates which develop the system clock and timing signals (refer to the 6792 timing diagram). Note that the time and frequency given for the signals is when the system is operating at the fast speed. Signal relationships remain the same but the time is doubled when the system operates at the slow speed.



5.2.4. DATA MEMORY INPUT REGISTER

The Data Memory Input Register has two functions. L72 and L73 latch the data from the 'C' bus selector at T5 for input to Data Memory. At the same time L74 monitors the output of the 'C' bus selector to generate a parity bit. Odd parity is generated from L71 pin 6 at T5. That is, DIP will be clocked low if there is an odd number of high's at the inputs of L74 and clocked high if there is an even number of high's at the inputs of L74. During an LPI instruction, L71 pin 9 is clocked low at T3 which clears the output of the registers to zero, and sets DIP on. If a write is specified in an LPI instruction, the data written will always be zero and will be written at the intial address contained in the PC's.

5.2.5 ALU

The ALU performs arithmetic or logic functions as specified by the decoded 'word' from the function decoder. The 8 bit data inputs from the A and B bus are operated on by the ALU and the resultant 8 bits are output to the 'C' bus selector. L19 and L20 are used for all binary functions and most decimal functions except M, MI and SHIFT instructions (see Fig 4-20). L34 and L35 are used for decimal functions when the resultant sum is greater than 10 or when the resultant difference is less than zero (negative). Its function is to convert the binary result from L19 and L20 to BCD. While the binary and/or decimal ALU sections are being used, the multiply ALU section output is inhibited. When the multiply section is being utilized the binary and decimal outputs are inhibited. The SHFT instruction combines the high or low 4 bits of the 'A' and 'B' Bus for output onto the 'C' bus. The multiply ALU performs binary with multiplication on the high or low 4 bits of the 'A' and 'B' Bus for output onto the 'C' Bus.

During MASK BRANCH, REGISTER BRANCH and BRANCH instructions as well as SR, RCM, SR, WCM, CIO and LPI MINI instructions the ALU outputs are ignored.

Function	S_3-S_0	n	A (A_3-A_0)	B (B_3-B_0)	$\overline{C_n}$ ($\overline{Cin/Bin}$)	$F (F_3-F_0)$	$\overline{Cn+4}$ (C_{out}/B_{out})
add (binary only)	HLLH	L	Augend	Addend	Low = Carry in	A Plus B Plus 1	$F>F_{16} \quad \overline{Cn+4} = \text{Low (carry out)}$
					Hi = No Carry in	A Plus B	$F\leq F_{16} \quad \overline{Cn+4} = \text{High (no carry out)}$
Subtract	LHHL	L	Minuend	Subtrahend	Low = No borrow in	A Minus B	$A>B \quad \overline{Cn+4} = \text{Low (no borrow out)}$
							$A<B \quad \overline{Cn+4} = \text{High (borrow out)}$
or	HHHL	H	A	B	X	$A+B \quad (\text{A or B})$	$A>B \quad \overline{Cn+4} = \text{Low (no borrow out)}$
							$A<B \quad \overline{Cn+4} = \text{High (borrow out)}$
and	HLLH	H	A	B	X	$AB \quad (\text{A and B})$	X

SECTION 6 REPAIR AIDS

6.1. TROUBLESHOOTING EXAMPLE

To familiarize the repair technician with the operation of the 2200VP tester, a fault will be introduced onto a board, then a step by step procedure for finding the fault described.

Perform the following steps to set up system initially:

1. Install the program PROMS on the 210-6789 module.
2. Remove the 6792 module from the test system.
3. Insert a module extender in the 6792 slot and plug the test module into the extender board.

Perform the following steps to set up the light board:

1. Set CM/SWITCHES = CM
2. Set RUN/STEP = RUN
3. Set IC/PC = IC
4. Set COMPARE/NONCOMPARE = NONCOMPARE

To begin this example it will be necessary to cut pin #1 of I.C. L-25 (74S08) on a previously known good module.

Turn power on to the system. The screen on the CRT should contain "garbage". The IC address should be 8006. The program will be in a loop waiting for a key to be struck on the keyboard.

Strike a key on the keyboard. Normally the first visual response from the program is to clear the CRT and begin printing out test information. In this example the module fails before any CRT activity occurs.

By looking at the IC address lights it can be noted that the program is in a tight loop because the LED's seem to constantly contain the same pattern. By referring to the TEST INFORMATION section of this MODULE REPAIR GUIDE, it becomes apparent that the failure must be occurring within the START or START 1 sections of the program because no "0" is displayed on the CRT.

Set the RUN/STEP switch = STEP and observe the IC address. Push the STEP switch and note the change in the IC address LED's. Continue to push the switch and note the address changes. The program is running in a loop starting at PROM address 8010 and continuing to 8018.

Refer to the listing of the 6792 microprogram found in the back of the "MODULE REPAIR GUIDE". Page 1 contains the program code applicable to this example. The left hand column contains the IC address. Locate IC address 8018. This is the beginning of the Masked Branch Instructions section. The name of this particular test is START.

Step the program through the loop again by pushing the STEP switch. This allows the execution of one instruction each time the switch is pushed. By writing down the IC addresses the following sequence should result:

8010
8011
8012
8013
8015
8017
8018

Referring to the program listing, read the instruction mnemonics and comments for each of the IC addresses to become familiar with the test.

File Registers 0 and 1 are cleared (= to 00). File Register 2 is set = to FF (all 1's). A series of branch operations are performed testing the various Branch instructions.

In this example, the last IC address before the program restarts is 8018. The instruction at this location caused a branch to START which restarts the test (loop on error). The comment field for this instruction states that an error occurred. The actual error occurred during execution of the instruction at address 8017. This instruction (BFL) Branch if false (low four bits of register) should have caused the program to branch to location 8019 instead of allowing the branch to START to occur.

The instruction compares it's immediate data field (00 in this case) to File Register 2 which should = all 1's (FF). If the low four register bits specified by corresponding one bits in the immediate data field (M field) are all 0, a branch to the address specified by the instruction occurs. In this example, the instruction should have forced a branch to location 8019. Since this did not occur it can be assumed that the BFL instruction failed.

Set RUN/STEP = RUN
Push STEP switch

The program should be running in a continuous loop again. Refer to the 210-6792 shematic diagram. At coordinates G-3 there is a nand gate L-54. The output of L-54 (pin 6) is labeled BF. With the program looping scope L-54 pin 6. In this example pin 6 stays high (+4v). If the module were functioning properly pin 6 would go low (0v) in this loop.

At the beginning of the program loop the File Registers are initialized to their test values. It is possible to force execution of the BFL instruction using the light board. Doing this makes troubleshooting much easier because only the failing instruction is being executed rather than several instructions when the program is looping on error.

The actual microcode for the BFL instruction that fails can be extracted from the program listing at IC address 8018 (681902). To force single instruction execution set up the light board as follows:

Set RUN/STEP = STEP

Set R switches = 681902

Set CM/SWITCHES = SWITCHES

Set RUN/STEP = RUN

Push STEP switch

The BFL instruction should be running continuously.

Probe L-54 pin 6

BF stays high (branch never will occur)

Probe L-54 input pins 4 and 5.

Pin 4 is low

Pin 5 is high

Pin 4 being low is the problem.

Trace pin 4 of L54 back to L16 (74S260) pin 5
This pin should be high, but is actually low.

Check input pins on 116

Pin 1 is low

Pin 2 is low

Pin 3 is high

Pin 13 is low

pin 3 being high is the problem

Trace pin 3 of L-16 to pin 3 of L-28

L-28 pin 3 should be low at this time but is actually high.
Check input pins 1 and 2.

Pin 1 is floating high (app. 2v) (this pin was cut)

Pin 2 is high

Obviously pin 1 is the problem.

This pin being cut simulates a bad input to L-28 pin 1.

Logically this gate sees R5 being high all the time. The logic uses R bits 4, 5, 6, and 7 of the instruction as the Mask field for the comparison. So when the compare of File Register 2 (= F) and the mask field occurs, instead of seeing the mask field = 0, the logic sees a mask field of 2. A BFL instruction comparing F to 2 will not meet the conditions necessary for a branch to occur.

8000	1	ORG	8000	B	CONTROL MEMORY PARITY ERROR
8000	2	83AC	8000	B	RESET
8001	3	DC1080	8010	B	DATA MEMORY PARITY ERROR
8002	4	DFB580	83B5	B	ALLOW INPUTS, DISABLE DMPE TRAPS
8003	5	22D0F	8006	B	SET UP KEYBOARD AS INPUT CHANNEL
8004	6	200E1F	831E	B	ENABLE INPUT CHANNEL
8005	7	D71E80	8006	B	WAIT FOR KEYSTROKE
8006	8	68062D	8010	B	BEGIN TESTING
8007	9	DC1080	8008	B	*
8008	10	DC0880	8009	B	*
8009	11	500980	800A	B	*
800A	12	5C0A80	800A	B	*
800B	13	DC0B80	800B	B	*
800C	14	500C80	800C	B	*
800D	15	DC0D80	800D	B	*
800E	16	DC1080	8010	B	START
800F	17	800000	8000	B	INSTR
	18	*			
	19	*	MASKED BRANCH INSTRUCTIONS		
	20	*			
8010	21	20000F	8010	START	MVI 00,F0
8011	22	A00100	8011	MV	FO,F1
8012	23	A3C2FF	8012	MVI	OFF,F2
8013	24	E015F2	8013	BTL	OF,F2,*+2
8014	25	DC1080	8010	B	START
8015	26	E417F2	8017	BTH	OF,F2,*+2
8016	27	DC1080	8010	B	START
8017	28	681902	8019	BFL	00,F2,*+2
8018	29	DC1080	8010	B	START
8019	30	6C1B02	801B	BFH	00,F2,*+2
801A	31	DC1080	8010	B	START
801B	32	701D00	801D	BEQL	00,FO,*+2
801C	33	DC1080	8010	B	START
801D	34	741F00	801F	BEQH	00,FO,*+2
801E	35	DC1080	8010	B	START
801F	36	F821F0	8021	BNEL	OF,FO,*+2
8020	37	DC1080	8010	B	START
8021	38	FC23F0	8023	BNEH	OF,FO,*+2
8022	39	DC1080	8010	B	START
	40	*	REGISTER BRANCH INSTRUCTIONS		
	41	*			
8023	42	402502	8025	START1	BLR F0,F2,*+2
8024	43	DC2380	8023	B	START1
8025	44	482701	8027	BLER	SHOULD BRANCH 0 LESS THAN FF
	45	*	SHOULD BRANCH 0 LESS THAN FF		
	46	ERROR OCCURRED			
	47	SHOULD BRANCH 0 = TO 0			

8026	DC2380	8023	46	B	START1	ERROR OCCURRED
8027	D02901	8029	47	BER	F0,F1,*+2	SHOULD BRANCH
8028	DC2380	8023	48	B	START1	ERROR OCCURRED
8029	D82B02	802B	49	BNR	F0,F2,*+2	SHOULD BRANCH
802A	DC2380	8023	50	B	START1	ERROR OCCURRED
802B	402320	8023	51	BLR	F2,F0,START1	SHOULD NOT BRANCH
802C	5C2D80	802D	52	B	*+1	
802D	C82320	8023	53	BLER	F2,F0,START1	SHOULD NOT BRANCH
802E	DC2F80	802F	54	B	*+1	
802F	D02320	8023	55	BER	F2,F0,START1	SHOULD NOT BRANCH
8030	DC3180	8031	56	B	*+1	
8031	582301	8023	57	BNR	F0,F1,START1	SHOULD NOT BRANCH
8032	5C3380	8033	58	B	*+1	
8033	483502	8035	59	BLER	F0,F2,*+2	SHOULD BRANCH
8034	DC2380	8023	60	B	START1	
8035	A00302		61	MV	F2,F3	F3 = FF
3	8036	C43802	8038	62	BLRX	F0,F2,*+2
	8037	DC2380	8023	63	B	SHOULD BRANCH
3	8038	4C3A00	803A	64	BLERX	F0,F0,*+2
8039	DC2380	8023	65	B	START1	
3	803A	442322	8023	66	BLRX	F2,F2,START1
	803B	5C3C80	803C	67	B	*+1
3	803C	4C2320	8023	68	BLERX	F2,F0,START1
803D	DC3E80	803E	69	B	*+1	SHOULD NOT BRANCH
	803E	572980	8329	70	SB	INIT
	803F	A0CE0F	71	71	MVI	CLEAR SCREEN DISABLE INPUTS
30	8040	572580	8325	72	SB	PUT A "0" IN K REG
			73	73	OBSTROBE	PRINT A "0" ON CRT
			*			
			74	74	*REGISTER INSTRUCTIONS: OR	
			75	75		
			76	INITIAL1	MVI	PUT ALL 1'S IN F0
			77	MVI	00,F1	PUT ALL 0'S IN F1
			78	MV	F1,F2	PUT 0'S IN F2
			79	OR	F0,F1,F2	OR 1'S WITH 0'S STORE RESULT IN F2 (1'S)
			80	MV	F2,K	PUT F2 IN K FOR DISPLAY
			81	BNEL	OF,F2,INITIAL1	F2 SHOULD = FF BRANCH IF NOT
			82	BNEH	00,F0	
			83	MV1	PUT 0'S IN F0	
			84	MV	PUT 0'S IN F1	
			85	OR	OR 0'S WITH 0'S STORE RESULT IN F2 (0'S)	
			86	MV	PUT F2 IN K FOR DISPLAY	
			87	BNEL	F2 SHOULD = 00 BRANCH IF NOT	
			88	BNEH		
			89	MVI		
			90	SB	OBSTROBE	
						PRINT A "1" ON CRT

```

91   * XOR INSTRUCTION
92   * XOR INSTRUCTION
93   * XOR INSTRUCTION
94   INITIAL2 MVI      OFF,F0
95   XOR      F0,F0,F0
96   MV       F0,K
97   BNEL    0,F0,INITIAL2
98   BNEH    0,F0,INITIAL2
99   XOR      F0,F0,F0
100  MV       F0,K
101  BNEL    0,F0,INITIAL2
102  BNEH    0,F0,INITIAL2
103  MVI      32,K
104  SB       OBSTROBE
105  *          PRINT A "2" ON CRT

106  *AND INSTRUCTION
107  *          PUT ALL 1'S IN F0
108  INITIAL3 MVI      F0
109  MV       F0,F1
110  MVI      00,F2
111  AND     F0,F1,F2
112  MV       F2,K
113  BNEL    OF,F2,INITIAL3
114  BNEH    OF,F2,INITIAL3
115  MVI      00,F0
116  AND     F0,F1,F2
117  MV       F2,K
118  BNEL    0,F2,INITIAL3
119  BNEH    0,F2,INITIAL3
120  MVI      33,K
121  SB       OBSTROBE
122  *          PRINT A "3" ON CRT

123  *BINARY SUBTRACT WITH CARRY INSTRUCTION
124  *          PUT ALL 1'S IN F0
125  INITIAL4 MVI      F0,F1
126  MV       OFF,F2
127  MVI      F0,F1,F2
128  SC,,1   SUBTRACT 1'S FROM 1'S, F2 = 00
129  MV       F2,K
130  BNEL    0,F2,INITIAL4
131  BNEH    0,F2,INITIAL4
132  MVI      00,F1
133  SC,,1   SUB. O'S FROM 1'S, F1 = 1'S
134  MV       F1,K
135  BNEL    OF,F1,INITIAL4

8050  23COFF
8051  040000
8052  A00E00
8053  F85000
8054  7C5000
8055  040000
8056  A00E00
8057  F85000
8058  7C5000
8059  20CE2F
805A  572580

```

8074 FC69F1	8069	136	BNEH MVI SB	0F,F1,INITIAL4 34,K OBSTROBE	PUT A "4" IN K PRINT A "4" ON CRT	
8075 20CE4F		137	MVI SB			
8076 572580	8325	138	*			
		139	*			
		140	*BINARY ADD WITH CARRY INSTRUCTION			
		141	*			
8077 A0001F		142	INITIAL5 MVI MVI MV AC,,0 MV BNEL BNEH AC,,0 MV BNEL BNEH MV SB	01,FO OFF,F1 F1,F2 F0,F1,F2 F2,K 0,F2,INITIAL5 0,F2,INITIAL5 F2,F1,F0 F0,K OF,FO,INITIAL5 OF,FO,INITIAL5 35,K OBSTROBE	PUT A 1 IN F0 PUT ALL 1'S IN F1 PUT 1'S IN F2 ADD 1 TO FF, F2 = 00 PUT F2 IN K FOR DISPLAY BRANCH IF F2 NOT = 00	
8078 A3C1FF		143	144			
8079 200201		144	145			
807A 188201		145	146			
807B 200E02		146	147			
807C 787702	8077	147	148			
807D FC7702	8077	148	149			
807E 188021		149	150			
807F A00E00		150	151			
8080 F877F0	8077	151	152			
8081 7C77F0	8077	152	153			
8082 A0CE5F		153	154			
8083 572580	8325	154	155	*		
		155	*			
		156	*BINARY MULTIPLY INSTRUCTION			
		157	*			
8084 21405F		158	158	INITIAL6 MVI MVI MVI MVI MLL	55,FO 33,F1 00,F2 F0,F1,F2	PUT 55 IN F0 PUT 33 IN F1 CLEAR F2
8085 A0C13F		159	159			
8086 A0020F		160	160			
8087 1C0201		161	161			
8088 200E02		162	162			
8089 7884F2	8084	163	163			
808A 1CC201		164	164			
808B 200E02		165	165			
808C 7884F2	8084	166	166			
808D A0CE6F		167	167			
808E 572580	8325	168	168			
		169	*			
		170	*SHIFT INSTRUCTION			
		171	*			
808F 2000FF		172	172	INITIAL7 MVI MVI SHLL MV	OF,FO OFO,F1 00,F2 F0,F1,F2	PUT "OF" IN F0 PUT "FO" IN F1 PUT O'S IN F2 F2 SHOULD = "OF"
8090 A3C10F		173	173			
8091 A0020F		174	174			
8092 004201		175	175			
8093 200E02		176	176			
8094 588F02	808F	177	177			
8095 844201		178	178			
8096 200E02		179	179			
8097 F88F02	808F	180	180			

8098	7C8F02	808F	181	BNEH	0,F2,INITIAL7	F2 SHOULD = "FF"
8099	884201	182	182	SHHL	F0,F1,F2	DISPLAY F2
809A	200E02	183	183	MV	F2,K	BRANCH IF F2 NOT = "FF"
809B	F88FF2	808F	184	BNEL	0F,F2,INITIAL7	BRANCH IF F2 NOT = "FF"
809C	7C8FF2	808F	185	BNEH	0F,F2,INITIAL7	BRANCH IF F2 NOT = "FF"
809D	0C4201	186	186	SHHH	F0,F1,F2	F2 SHOULD = "FO"
809E	200E02	187	187	MV	F2,K	DISPLAY F2
809F	D88F12	808F	188	BNR	F1,F2,INITIAL7	BRANCH IF F2 NOT = "FO"
80A0	20CE7F	189	189	MVI	37,K	PUT A "7" IN K
80A1	572580	8325	190	SB	OBSTROBE	PRINT A "7" ON CRT
		191	191	*		
		192	192	*DECIMAL ADD WITH CARRY INSTRUCTION		
		193	193	*		
80A2	A0001F	194	194	INITIAL8	MVI	01,F0
80A3	A0019F	195	195	MVI	09,F1	PUT A 1 IN F0
80A4	A3C2FF	196	196	MVI	0FF,F2	PUT A 9 IN F1
80A5	908201	197	197	DAC,,0	F0,F1,F2	PUT 1'S IN F2
80A6	200E02	198	198	MV	F2,K	ADD 1+9 = 0 WITH CARRY, F2 = 10
80A7	F8A202	80A2	199	BNEL	0,F2,INITIAL8	DISPLAY F2
80A8	FCA212	80A2	200	BNEH	1,F2,INITIAL8	BRANCH IF F2 NOT = TO 10
80A9	A0016F	201	201	MVI	06,F1	PUT A 6 IN F1
80AA	908201	202	202	DAC,,0	F0,F1,F2	ADD 1+6 = 7, F2 = 7
80AB	200E02	203	203	MW	F2,K	DISPLAY F2
80AC	78A272	80A2	204	BNEL	7,F2,INITIAL8	BRANCH IF F2 NOT = 07
80AD	7CA202	80A2	205	BNEH	0,F2,INITIAL8	PUT AN "8" IN K
80AE	20CE8F	206	206	MVI	38,K	PRINT AN "8" ON CRT
80AF	572580	8325	207	SB	OBSTROBE	
		208	208	*		
		209	209	*DECIMAL SUBTRACT WITH CARRY INSTRUCTION		
		210	210	*		
80B0	20009F	211	211	INITIAL9	MVI	09,F0
80B1	A00100	212	212	MV	F0,F1	PUT A 9 IN F0
80B2	A3C2FF	213	213	MVI	OFF,F2	PUT A 9 IN F1
80B3	148201	214	214	DSC,,0	F0,F1,F2	PUT ALL 1'S IN F2
80B4	200E02	215	215	MV	F2,K	SUB. 9 - 9 = 0, F2 = 0
80B5	F8B002	80B0	216	BNEL	0,F2,INITIAL9	DISPLAY F2
80B6	7CB002	80B0	217	BNEH	0,F2,INITIAL9	BRANCH IF F2 NOT = 00
80B7	A0010F	218	218	MVI	00,F1	PUT 0 IN F1
80B8	148201	219	219	DSC,,0	F0,F1,F2	SUB. 9 - 0 = 9, F2 = 9
80B9	200E02	220	220	MV	F2,K	DISPLAY F2
80BA	F8B092	80B0	221	BNEL	9,F2,INITIAL9	BRANCH IF F2 NOT = TO 09
80BB	7CB002	80B0	222	BNEH	0,F2,INITIAL9	
80BC	A0CE9F	223	223	MVI	39,K	
80BD	572580	8325	224	SB	OBSTROBE	
		225	225			

```

*          *TEST ORI INSTRUCTION
226      227      *TEST ORI INSTRUCTION
228      228      * NOTE: BNEH AND BNEL ARE BEING USED EXTENSIVELY
229      229      *FOR TEST OF ORI RESULTS.
230      230      *
231      231      TEST0      MVI      30,F0      PUT A "0" IN F0
232      232      SB        TEST#    PRINT "TEST #0" ON CRT
233      233      MVI      00,F1      PUT 0'S IN FILE REG. 1
234      234      BNEL     0,F1,ERRORO   F1 SHOULD = 00 IF NOT, ERROR
235      235      BNEH     0,F1,ERRORO
236      236      MVI      01,F1      PUT A 1 IN F1
237      237      BNEH     0,F1,ERRORO   F1 SHOULD = 01 IF NOT, ERROR
238      238      BNEL     1,F1,ERRORO
239      239      MVI      02,F1      F1 = 02
240      240      BNEH     0,F1,ERRORO
241      241      BNEL     2,F1,ERRORO
242      242      MVI      04,F1      F1 = 04
243      243      BNEH     0,F1,ERRORO
244      244      BNEL     4,F1,ERRORO
245      245      MVI      08,F1      F1 = 08
246      246      BNEH     0,F1,ERRORO
247      247      BNEL     8,F1,ERRORO
248      248      MVI      10,F1      F1 = 10
249      249      BNEH     1,F1,ERRORO
250      250      BNEL     0,F1,ERRORO
251      251      MVI      20,F1      F1 = 20
252      252      BNEH     2,F1,ERRORO
253      253      BNEL     2,F1,ERRORO
254      254      BNEL     0,F1,ERRORO
255      255      MVI      40,F1      F1 = 40
256      256      BNEH     4,F1,ERRORO
257      257      BNEL     0,F1,ERRORO
258      258      MVI      80,F1      F1 = 80
259      259      BNEH     8,F1,ERRORO
260      260      BNEL     0,F1,ERRORO
261      261      MVI      00,F1      F1 = 00
262      262      BNEH     0,F1,ERRORO
263      263      BNEL     0,F1,ERRORO
264      264      B      TEST1
265      265      *      *
266      266      *      *
267      267      ERRORO   SB      ERROR
268      268      MV      F1,K
269      269      B      TEST0
270      270      *      *
271      271      574F80    834F      PRINT ERROR ON CRT
272      272      200E01    268      DISPLAY FAILING F1
273      273      DCBF80    269      RESTART TEST

```

```

271 *TEST THE XORI INSTRUCTION (USE BNEL,BNEH FOR TEST)
272 *          TEST1      MVI      31,F0      PUT A "1" IN F0
273 273      SB       TEST#    00,F1      PRINT "TEST # 1 " ON CRT
274 274      MVI      01,F1,F1   CLEAR F1
275 275      XORI    01,F1,F1   F1 = 01
276 276      BNEH    0,F1,ERROR1 F1 SHOULD = 01, ERROR IF NOT =
277 277      BNEL    1,F1,ERROR1
278 278      XORI    02,F1,F1   F1 = 03
279 279      BNEH    0,F1,ERROR1
280 280      BNEL    3,F1,ERROR1
281 281      XORI    04,F1,F1   F1 = 07
282 282      BNEH    0,F1,ERROR1
283 283      BNEL    7,F1,ERROR1
284 284      XORI    08,F1,F1   F1 = OF
285 285      BNEH    0,F1,ERROR1
286 286      BNEL    0,F1,ERROR1
287 287      XORI    10,F1,F1   F1 = 1F
288 288      BNEH    1,F1,ERROR1
289 289      BNEL    0,F1,ERROR1
290 290      XORI    20,F1,F1   F1 = 3F
291 291      BNEL    3,F1,ERROR1
292 292      XORI    40,F1,F1   F1 = 7F
293 293      BNEL    7,F1,ERROR1
294 294      BNEH    0,F1,ERROR1
295 295      BNEL    0,F1,ERROR1
296 296      XORI    80,F1,F1   F1 = FF
297 297      BNEH    0,F1,ERROR1
298 298      BNEL    0,F1,ERROR1
299 299      XORI    0,F1,ERROR1
300 300      BNEH    0,F1,ERROR1
301 301      BNEL    0,F1,ERROR1
302 302      BNEH    0,F1,ERROR1
303 303      BNEL    TEST2
304 304      B      TEST2

35
80E4 A0C01F
80E5 D73F80 833F
80E6 A0010F
80E7 240111 8103
80E8 7D0301 8103
80E9 790311 8103
80EA 240121 8103
80EB 7D0301 8103
80EC F90331 8103
80ED 240141 8103
80EE 7D0301 8103
80EF 790371 8103
80FO 240181 8103
80F1 7D0301 8103
80F2 F903F1 8103
80F3 244101 8103
80F4 FD0311 8103
80F5 F903F1 8103
80F6 248101 8103
80F7 7D0331 8103
80F8 F903F1 8103
80F9 250101 8103
80FA FD0371 8103
80FB F903F1 8103
80FC 260101 8103
80FD F903F1 8103
80FE 7D03F1 8103
80FF A7C1F1 8106
8100 7D0301 8103
8101 F90301 8103
8102 DD0680 8106
8103 574F80 834F
8104 200E01 80E4
8105 5CE480

305 *      SB      SB      ERROR1      SB      ERROR
306 *      MV      MV      TEST#      F1,K      F1
307 *      B      B      00,F1      TEST1      TEST1
308 *      309 *      309 *      309 *      310 *      311 *
310 *      311 *
311 *

```

PRINT "ERROR" ON CRT
DISPLAY FAILURE
RESTART TEST

```

1   *          313 * TEST ANDI INSTRUCTION
2
3   *          314 *TEST ANDI INSTRUCTION
4   315 *          316 TEST2      MVI    32,FO
5   316 TEST2      SB     TEST#'
6   317 SB        OFF, F2
7   318 MVI    ANDI   01,F2,F1
8   319 ANDI   BNEH   0,F1,ERROR2
9   320 BNEH   1,F1,ERROR2
10  321 BNEL   0,F1,ERROR2
11  322 ANDI   02,F2,F1
12  323 BNEH   0,F1,ERROR2
13  324 BNEL   2,F1,ERROR2
14  325 ANDI   04,F2,F1
15  326 BNEH   0,F1,ERROR2
16  327 BNEL   4,F1,ERROR2
17  328 ANDI   08,F2,F1
18  329 BNEH   0,F1,ERROR2
19  330 BNEL   8,F1,ERROR2
20  331 ANDI   10,F2,F1
21  332 BNEH   1,F1,ERROR2
22  333 BNEL   0,F1,ERROR2
23  334 ANDI   20,F2,F1
24  335 BNEH   2,F1,ERROR2
25  336 BNEL   0,F1,ERROR2
26  337 ANDI   40,F2,F1
27  338 BNEH   4,F1,ERROR2
28  339 BNEL   0,F1,ERROR2
29  340 ANDI   80,F2,F1
30  341 BNEH   8,F1,ERROR2
31  342 BNEL   0,F1,ERROR2
32  343 ANDI   00,F2,F1
33  344 BNEH   0,F1,ERROR2
34  345 BNEL   0,F1,ERROR2
35  346 B     TEST3
36  347 *          353 *TEST THE A1 INSTRUCTION
37  348 *          354 *
38  349 ERROR2   SB     ERROR
39  350 MV      F1,K
40  351 B       TEST2
41  352 *          353 *TEST THE A1 INSTRUCTION
42  354 *          355 TEST3   MVI    33,FO
43  355 TEST3   SB     TEST#
44  356 B       TEST2
45  357 MVI    00,F1

PUT A "2" IN F0
PRINT "TEST #2" ON CRT
PUT 1'S IN FILE REG. 2
F1 = 01
F1 SHOULD = 01 IF NOT, ERROR
F1 = 02
F1 SHOULD = 02 IF NOT , ERROR

PRINT ERROR ON CRT
DISPLAY FAILING F1
RESTART TEST

PUT A "3" IN F0
PRINT "TEST # 3 " ON CRT
CLEAR F1

```

```

46      AI      01,F1,F1
        BNEH   0,F1,ERROR3
        BNEL   1,F1,ERROR3
47      359      AI      02,F1,F1
        BNEH   0,F1,ERROR3
48      360      AI      04,F1,F1
        BNEH   0,F1,ERROR3
49      361      AI      04,F1,F1
        BNEH   0,F1,ERROR3
50      362      AI      04,F1,F1
        BNEH   0,F1,ERROR3
51      363      AI      04,F1,F1
        BNEH   0,F1,ERROR3
52      364      AI      04,F1,F1
        BNEH   0,F1,ERROR3
53      365      AI      04,F1,F1
        BNEH   0,F1,ERROR3
54      366      AI      08,F1,F1
        BNEH   0,F1,ERROR3
55      367      AI      10,F1,F1
        BNEH   1,F1,ERROR3
56      368      AI      10,F1,F1
        BNEH   0,F1,ERROR3
57      369      AI      20,F1,F1
        BNEH   3,F1,ERROR3
58      370      AI      20,F1,F1
        BNEH   0,F1,ERROR3
59      371      AI      20,F1,F1
        BNEH   0,F1,ERROR3
60      372      AI      20,F1,F1
        BNEH   0,F1,ERROR3
61      373      AI      20,F1,F1
        BNEH   0,F1,ERROR3
62      374      AI      20,F1,F1
        BNEH   0,F1,ERROR3
63      375      AI      20,F1,F1
        BNEH   0,F1,ERROR3
64      376      AI      20,F1,F1
        BNEH   0,F1,ERROR3
65      377      AI      20,F1,F1
        BNEH   0,F1,ERROR3
66      378      AI      20,F1,F1
        BNEH   0,F1,ERROR3
67      379      AI      20,F1,F1
        BNEH   0,F1,ERROR3
68      380      AI      20,F1,F1
        BNEH   0,F1,ERROR3
69      381      AI      01,F1,F1
        BNEH   0,F1,ERROR3
70      382      AI      01,F1,F1
        BNEH   0,F1,ERROR3
71      383      AI      01,F1,F1
        BNEH   0,F1,ERROR3
72      384      B      01,F1,F1
        BNEH   0,F1,ERROR3
73      385      B      TEST4
        BNEH   TEST4
74      386      *      DACI INSTRUCTION
        BNEH   TEST4
75      387      *      DACI INSTRUCTION
        BNEH   TEST4
76      388      SB      DACI INSTRUCTION
        BNEH   TEST4
77      389      MV      DACI INSTRUCTION
        BNEH   TEST4
78      390      B      DACI INSTRUCTION
        BNEH   TEST4
79      391      *      DACI INSTRUCTION
        BNEH   TEST4
80      392      *TEST THE DACI INSTRUCTION
        BNEH   TEST4
81      393      *      DACI INSTRUCTION
        BNEH   TEST4
82      394      TEST4    MVI      34,FO
        BNEH   TEST#+
83      395      SB      OR,,0
        BNEH   MVI      +,,
84      396      SB      MVI      00,F2
        BNEH   MVI      00,F1
85      397      MVI      DACI   01,F1,F2
        BNEH   BNEH   0,F2,ERROR4
86      398      MVI      BNEH   1,F2,ERROR4
        BNEH   DACI   02,F1,F2
87      399      DACI   F2 = 01
        BNEH   BNEH   F2 SHOULD = 01, ERROR IF NOT =
88      400      BNEH   F2 = 02
89      401      BNEH   F2 = 02
90      402      DACI   F2 = 02

```


817B 808FEF		448	OR,,0		CLEAR CARRY
817C 360281		137	449	DSCI	F2 = 77
817D 799C72	819C	138	450	BNEL	7,F2,ERROR5
817E FD9C72	819C	139	451	BNEH	7,F2,ERROR5
817F 808FEF		140	452	OR,,0	+,,
8180 35C271		141	453	DSCI	77,F1,F2
8181 F99C62	819C	142	454	BNEL	6,F2,ERROR5
8182 7D9C62	819C	143	455	BNEH	6,F2,ERROR5
8183 808FEF		144	456	OR,,0	+,,
8184 358261		145	457	DSCI	66,F1,F2
8185 F99C52	819C	146	458	BNEL	5,F2,ERROR5
8186 7D9C52	819C	147	459	BNEH	5,F2,ERROR5
8187 808FEF		148	460	OR,,0	+,,
8188 354251		149	461	DSCI	55,F1,F2
8189 799C42	819C	150	462	BNEL	4,F2,ERROR5
818A FD9C42	819C	151	463	BNEH	4,F2,ERROR5
818B 808FEF		152	464	OR,,0	+,,
818C 350241		153	465	DSCI	44,F1,F2
818D F99C32	819C	154	466	BNEL	3,F2,ERROR5
818E 7D9C32	819C	155	467	BNEH	3,F2,ERROR5
818F 808FEF		156	468	OR,,0	+,,
8190 34C231		157	469	DSCI	33,F1,F2
8191 799C22	819C	158	470	BNEL	2,F2,ERROR5
8192 FD9C22	819C	159	471	BNEH	2,F2,ERROR5
8193 808FEF		160	472	OR,,0	+,,
8194 348221		161	473	DSCI	22,F1,F2
8195 799C12	819C	162	474	BNEL	1,F2,ERROR5
8196 FD9C12	819C	163	475	BNEH	1,F2,ERROR5
8197 808FEF		164	476	OR,,0	+,,
8198 344211		165	477	DSCI	11,F1,F2
8199 F99C02	819C	166	478	BNEL	0,F2,ERROR5
819A 7D9C02	819C	167	479	BNEH	0,F2,ERROR5
819B DD9F80	819F	168	480	B	TEST6
		169	481	*	
		170	482	*	
		171	483	ERROR5	ERROR
		172	484	SB	F1,K
		173	485	B	TEST5
		174	486	*	
		175	487	*TEST ACI INSTRUCTION	
		176	488	*	
		177	489	TEST6	MVI
		178	490	SB	TEST#
		179	491	MVI	00,F1
		180	492	OR,,0	+,,

PRINT "ERROR" ON CRT
DISPLAY F1
RESTART TEST

PUT A "6" IN F0
PRINT "TEST # 6 " ON CRT
CLEAR F1
CLEAR CARRY

81A3 B80111	181	493	ACI	01,F1,F1	F1 = 01	
81A4 FDC701	81C7	182	BNEH	0,F1,ERROR6	F1 SHOULD = 01, ERROR IF NOT =	
81A5 F9C711	81C7	183	BNEL	1,F1,ERROR6	CLEAR CARRY	
81A6 808FEF		184	OR,,0	+,,	F1 = 03	
81A7 B80121		185	ACI	02,F1,F1		
81A8 FDC701	81C7	186	BNEH	0,F1,ERROR6		
81A9 79C731	81C7	187	BNEL	3,F1,ERROR6		
81AA 808FEF		188	OR,,0	+,,		
81AB B80141		189	ACI	04,F1,F1		
81AC FDC701	81C7	190	BNEH	0,F1,ERROR6		
81AD F9C771	81C7	191	BNEL	7,F1,ERROR6		
81AE 808FEF		192	OR,,0	+,,		
81AF B80181		193	ACI	08,F1,F1		
81B0 FDC701	81C7	194	BNEH	0,F1,ERROR6		
81B1 79C7F1	81C7	195	BNEL	0F,F1,ERROR6		
81B2 808FEF		196	OR,,0	+,,		
81B3 B84101		197	ACI	10,F1,F1		
81B4 7DC711	81C7	198	BNEH	1,F1,ERROR6		
81B5 79C7F1	81C7	199	BNEL	0F,F1,ERROR6		
81B6 808FEF		200	OR,,0	+,,		
81B7 B88101		201	ACI	20,F1,F1		
81B8 FDC731	81C7	202	BNEH	3,F1,ERROR6		
81B9 79C7F1	81C7	203	BNEL	0F,F1,ERROR6		
81BA 808FEF		204	OR,,0	+,,		
81BB B90101		205	ACI	40,F1,F1		
81BC 7DC771	81C7	206	BNEH	7,F1,ERROR6		
81BD 79C7F1	81C7	207	BNEL	0F,F1,ERROR6		
81BE 808FEF		208	OR,,0	+,,		
81BF BA0101		209	ACI	80,F1,F1		
81C0 79C7F1	81C7	210	BNEH	0F,F1,ERROR6		
81C1 FDC7F1	81C7	211	BNEH	0F,F1,ERROR6		
81C2 808FEF		212	OR,,0	+,,		
81C3 B80111		213	ACI	01,F1,F1		
81C4 FDC701	81C7	214	BNEH	0,F1,ERROR6		
81C5 79C701	81C7	215	BNEL	0,F1,ERROR6		
81C6 DDCA80	81CA	216	BNEL	TEST7		
		217	529	*		
		218	530	*		
		219	531	ERROR6		
		220	532	SB	PRINT "ERROR" ON CRT	
		221	533	MV	DISPLAY FAILURE	
		222	534	B	RESTART TEST	
		223	535	*TEST MI INSTRUCTION		
		224	536	*		
		225	537	TEST7	PUT "7" IN FO	
81CA A0C07F						

```

      PRINT "TEST#7" ON CRT
      CLEAR F2
      PUT 11 IN F1
      MULT. F1 * 1, F2 = 01
      MULT. (H) F1 * 1, F2 = 01

      SB      MVI    00,F2
      TEST#   MVI    11,F1
      538     MVI    1,FI,F2
      226     MVI    1,FI,F2
      539     MVI    1,FI,F2
      227     MVI    1,FI,F2
      540     MVI    1,FI,F2
      228     MVI    1,FI,F2
      541     MVI    1,FI,F2
      229     MVI    1,FI,F2
      542     MVI    1,FI,F2
      230     MVI    1,FI,F2
      543     MVI    1,FI,F2
      231     MVI    1,FI,F2
      544     MVI    1,FI,F2
      232     MVI    1,FI,F2
      545     MVI    1,FI,F2
      233     MVI    1,FI,F2
      546     MVI    2,FI,F2
      234     MVI    2,FI,F2
      547     MVI    2,FI,F2
      235     MVI    2,FI,F2
      548     MVI    0,F2,ERROR7
      236     MVI    0,F2,ERROR7
      549     MVI    4,FI,F2
      237     MVI    4,FI,F2
      550     MVI    4,FI,F2
      238     MVI    4,FI,F2
      551     MVI    4,FI,F2
      239     MVI    4,FI,F2
      552     MVI    0,F2,ERROR7
      240     MVI    0,F2,ERROR7
      553     MVI    8,FI,F2
      241     MVI    8,FI,F2
      554     MVI    8,FI,F2
      242     MVI    8,FI,F2
      555     MVI    8,FI,F2
      243     MVI    8,FI,F2
      556     MVI    0,F2,ERROR7
      244     MVI    0,F2,ERROR7
      557     MVI    02,FI
      245     MVI    8,FI,F2
      558     MVI    0,F2,ERROR7
      246     MVI    1,FI,F2
      559     MVI    20,FI
      247     MVI    8,FI,F2
      560     MVI    0,F2,ERROR7
      248     MVI    0,F2,ERROR7
      561     MVI    8,FI,F2
      249     MVI    0,F2,ERROR7
      562     MVI    1,FI,F2
      250     MVI    0,F2,ERROR7
      563     MVI    1,FI,F2
      251     MVI    0,F2,ERROR7
      564     MVI    1,FI,F2
      252     MVI    0,F2,ERROR7
      565     MVI    TEST8
      253     B      TEST8
      566     B      TEST8
      254     B      TEST8
      567     *      TEST EXTENDED INSTRUCTIONS
      255     *      TEST EXTENDED INSTRUCTIONS
      81E7  574F80  834F   256     568     ERROR7   SB      ERROR
      81E8  200E02  257     569     MV      F2,K    TEST7
      81E9  DDCA80  81CA   258     570     B      TEST7
      260     571     *      TEST EXTENDED INSTRUCTIONS
      261     573     *      TEST EXTENDED INSTRUCTIONS
      262     574     TEST8   MVI    38,FO
      263     575     SB      TEST#
      264     576     MVI    00,F7
      265     577     MVI    F7,F6
      266     578     MVI    F6,F3
      267     579     MV      F3,F2
      268     580     MVI    OFF,F4
      269     581     MV      F4,F5
      270     582     ORX   F3F2,F5F4,F7F6 = FFFF

      PUT "8" IN F0
      PRINT "TEST#8" ON CRT
      PUT 0'S IN F7
      PUT 0'S IN F6
      PUT 0'S IN F3
      PUT 0'S IN F2
      PUT 1'S IN F4
      PUT 1'S IN F5
      OR 0'S WITH 1'S, F7F6 = FFFF

```

81F3 A00E06	271	583	MV	F6,K	DISPLAY F6
81F4 5A1D46	272	584	BNR	F4,F6,ERROR8	
81F5 200E07	273	585	MV	F7,K	
81F6 59E757	81E7	586	BNR	F5,F7,ERROR7	
81F7 860666	275	587	XORX	F7F6,F7F6,F7F6	
81F8 A00E06	276	588	MV	F7 AND F6 SHOULD = 00	
81F9 DA1D36	277	589	BNR	F6,K	
81FA 200E07	278	590	MV	F3,F6,ERROR8	
81FB 5A1D37	821D	591	BNR	F7,K	
81FC 8A0644	280	592	ANDX	F3,F7,ERROR8	
81FD A00E06	281	593	MV	F5F4,F5F4,F7F6	
81FE DA1D56	821D	282	594	AND 1'S WITH 1'S, F7 AND F6 SHOULD = FF	
81FF 200E07	283	595	MV	F6,K	
8200 5A1D57	821D	284	596	DISPLAY F6	
8201 8EC664	285	597	SCX,,1	F5,F7,ERROR8	
8202 A00E06	286	598	MV	F7F6,F5F4,F7F6	
8203 DA1D36	821D	287	599	SUB. 1'S FROM 1'S, F7 AND F6 SHOULD =00	
8204 200E07	288	600	MV	F6,K	
8205 5A1D37	821D	289	601	DISPLAY F6	
8206 1A8242	290	602	ACX,,0	F5,F7,ERROR8	
8207 A00E03	291	603	MV	F5F4,F3F2,F3F2	
8208 DA1D35	821D	292	604	ADD 1'S TO 0'S, F3 AND F2 SHOULD = FF	
8209 200E02	293	605	MV	F3,K	
820A 5A1D25	821D	294	606	DISPLAY F3	
820B A2429F	295	607	MV	F3,F5,ERROR8	
820C A00302	296	608	MV	F2,K	
820D 8204E2	297	609	MYX	F2,F5,ERROR8	
820E 23C6FF	298	610	MYI	F3F2,F5F4	
820F A00706	299	611	MV	PUT "99" IN F3	
8210 968624	300	612	DSCX,,0	OFF,F6	
8211 A00E06	301	613	MV	F6,F7	
8212 7A1D06	821D	302	614	PUT "99" IN F5 AND F4	
8213 FE1D06	821D	303	615	PUT "99" IN F6	
8214 200E07	304	616	BNEL	PUT 1'S IN F6	
8215 5A1D67	821D	305	617	DISPLAY F6	
8216 928224	306	618	DAEX,,0	PUT 1'S IN F6	
8217 A00E03	307	619	MV	SUB. 9999 FROM 9999, F7F6 = 0000	
8218 DA1D53	821D	308	620	BNEH	DISPLAY F6
8219 200E02	309	621	MV	0,F6,ERROR8	
821A 7A1D82	821D	310	622	F3F2,F5F4,F3F2	
821B 7E1D92	821D	311	623	ADD 9999 TO 9999 F3F2 = 9998	
821C 5E1F80	821F	312	624	F6,F7,ERROR8	
		313	625	BNEH	
		314	626	9,F2,ERROR8	
821D 574F80	834F	315	627	TEST9	
				SB	
				ERROR	

FILE = TP6792B ,4/13/78 PAGE 15

6/1/78

821E 5DEA80 81EA 316 628 B TEST8

```

1   630 * TEST CARRY WITH REGISTER INSTRUCTIONS
2   631 *TEST CARRY WITH REGISTER INSTRUCTIONS
3   632 *TEST CARRY WITH REGISTER INSTRUCTIONS
4   633 TEST9    MVI      39,FO
5   634 SB       TEST#
6   635 OR,,0
7   636 BTL     1,SH,ERROR9
8   637 OR,,1
9   638 BFL     +,''
10  639 XOR,,0
11  640 BTL     1,SH,ERROR9
12  641 XOR,,1
13  642 BFL     1,SH,ERROR9
14  643 AND,,0
15  644 BTL     1,SH,ERROR9
16  645 AND,,1
17  646 RFL     1,SH,ERROR9
18  647 *
19  648 *ARITHMETIC CARRY OPERATIONS
20  649 *
21  650 MVI      OFF,F2
22  651 MV       F2,F3
23  652 MV       F3,F4
24  653 OR,,0
25  654 SC,,1
26  655 MV       F2,F3,F4
27  656 BNEL    F4,K
28  657 BNEH    0,F4,ERROR9
29  658 MV       0,F4,ERROR9
30  659 BFL     SH,K
31  660 *      1,SH,ERROR9
32  661 *
33  662 MVI      01,F1
34  663 MVI      OFF,F2
35  664 MV       F2,F3
36  665 OR,,0
37  666 AC,,0
38  667 BNEL    F1,F2,F3
39  668 BNEL    F3,K
40  669 BNEL    0,F3,ERROR9
41  670 MV       0,F3,ERROR9
42  671 BFL     SH,K
43  672 OR,,0
44  673 MVI      1,SH,ERROR9
45  674 AC,,1
46  675 *
47  676 MVI      +,''
48  677 BFL     1,SH,ERROR9
49  678 OR,,0
50  679 MVI      +,''
51  680 AC,,1
52  681 *
53  682 MVI      1+FF = 00 CARRY SET
54  683 BFL     DISPLAY F3
55  684 OR,,0
56  685 MVI      CHECK F3 = 00
57  686 BFL     DISPLAY SH
58  687 MVI      CHECK CARRY, SHOULD BE SET
59  688 BFL     CLEAR CARRY
60  689 MVI      1,SH,ERROR9
61  690 BFL     CLEAR CARRY
62  691 MVI      F1 = 00
63  692 BFL     00,F1
64  693 F1,F2,F3
65  694 *
66  695 MVI      00 + FF + 1 (CARRY) = 00 CARRY SET

```

8244 A00E03	46	675	MV	F3,K 0,F3,ERROR9	DISPLAY F3
8245 7A6303	8263	47	BNEL	0,F3,ERROR9	CHECK F3 = 00
8246 FE6303	8263	48	BNEH	0,F3,ERROR9	
8247 200E0D		49	MV	SH,K	DISPLAY SH
8248 EA631D	8263	50	EFL	1,SH,ERROR9	CHECK CARRY SET
		51	680	*	
8249 808FEF		52	681	*	
824A 20011F		53	682	OR,,0	CLEAR CARRY
824B A0029F		54	683	MVI 01,F1	F1 = 1
824C 23C3FF		55	684	MVI 09,F2	F2 = 9
824D 908312		56	685	OFF,F3	F3 = FF
824E A00E03		57	686	DAC,,0	1 + 9 + 0 (CARRY) = 10 CARRY CLEAR
824F 7A6303	8263	58	687	MV F1,F2,F3	DISPLAY F3
8250 7E6313	8263	59	688	BNEL 0,F3,ERROR9	CHECK F3 = 10
8251 62631D	8263	60	689	BNEH 1,F3,ERROR9	
8252 A2429F		61	690	EFL 1,SH,ERROR9	CHECK FOR CARRY CLEAR
8253 908312		62	691	MVI 99,F2	F2 = 99
8254 A00E03		63	692	DAC,,0	1 + 99 + 0 = 00 CARRY SET
8255 7A6303	8263	64	693	MV F1,F2,F3	DISPLAY F3
8256 FE6303	8263	65	694	BNEL 0,F3,ERROR9	CHECK F3 = 00
8257 200E0D		66	695	BNEH 0,F3,ERROR9	
8258 EA631D	8263	67	696	MV SH,K	DISPLAY SH
8259 A0010F		68	697	BFL 1,SH,ERROR9	CHECK CARRY SET
825A 808FEF		69	698	MVI 00,F1	F1 = 00
825B 10C312		71	700	OR,,0	CLEAR CARRY
825C A00E03		72	701	DAC,,1	0 + 99 + 1 = 00 CARRY SET
825D 7A6303	8263	73	702	MV F1,F2,F3	DISPLAY F3
825E FE6303	8263	74	703	BNEL 0,F3,ERROR9	CHECK F3 = 00
825F 200E0D		75	704	BNEH 0,F3,ERROR9	
8260 EA631D	8263	76	705	MV SH,K	DISPLAY SH
8261 808FEF		77	706	EFL 1,SH,ERROR9	CHECK CARRY SET
8262 DE6680	8266	78	707	OR,,0	CLEAR CARRY
		79	708	*	TESTA
8263 574F80	834F	80	709	*	
8264 200E0D		81	710	ERROR9	ERROR
8265 5E1F80	821F	82	711	MV	SH,K
		83	712	B	TEST9
		84	713	*	
		85	714	*TEST PH AND PL MUX. TO B BUS	
		86	715	*	
8266 21001F		87	716	TESTA	MVI 41,FO
8267 D73F80	833F	88	717	SB	TEST#
8268 A141AF		89	718	MVI 5A,F1	F1 = 5A
8269 A2825F		90	719	MVI 0A5,F2	F2 = A5

PUT AN "A" IN FO
PRINT "TEST#A" ON CRT

```

826A 200801      91    720      MV      F1,PL
826B A00902      92    721      MV      F2,PH
826C 5A7618      93    722      BNR      F1,PL,ERRORA
826D DA7629      94    723      BNR      F2,PH,ERRORA
826E A00809      95    724      MV      PH,PL
826F 5A7628      96    725      BNR      F2,PL,ERRORA
8270 A00908      97    726      MV      PL,PH
8271 DA7629      98    727      BNR      F2,PH,ERRORA
8272 A148AF      99    728      MVI      5A,PL
8273 A00908     100    729      MV      PL,PH
8274 DA7619     101    730      BNR      F1,PH,ERRORA
8275 DE7880     102    731      B      TESTB
                                         103    732      *
                                         104    733      *
                                         105    734      ERRORA   SB      ERROR
                                         106    735      B      TESTA
                                         107    736      *
                                         108    737      *TEST DATA MEMORY INPUT REGISTER
                                         109    738      *
                                         110    739      TESTB   SB      SETPAR
                                         111    740      MVI      42,FO
                                         112    741      SB      TEST#
                                         113    742      LPI      0000
                                         114    743      MVI      00,K
                                         115    744      MVI      00,F1
                                         116    745      LOOPB   MV      F1,K
                                         117    746      OR,W1   +,K,
                                         118    747      BNEL    OF,F1,*+2
                                         119    748      BEQH    OF,F1,*+3
                                         120    749      AI      1,F1,F1
                                         121    750      B      LOOPB
                                         122    751      LPI      0000
                                         123    752      MVI      00,K
                                         124    753      MVI      00,F1
                                         125    754      LOOPBR OR,R
                                         126    755      MV      +,,
                                         127    756      BNR      CH,K
                                         128    757      BNEL    F1,CH,ERRORB
                                         129    758      BEQH    OF,F1,*+2
                                         130    759      AI      OF,F1,*+3
                                         131    760      B      1,F1,F1
                                         132    761      *
                                         133    762      *
                                         134    763      LPI      0000
                                         135    764      MVI      00,F3
                                         0000      LPI      CLEAR PC'S
                                         0000      MVI      CLEAR F3
                                         0000      LPI      CLEAR PC'S
                                         0000      MVI      CLEAR K
                                         0000      LPI      CLEAR F1
                                         0000      MVI      K = F1
                                         0000      LPI      WRITE DATA MEM. WITH CONTENTS OF K STEP PC'S
                                         0000      MVI      CHECK FOR LAST WRITE
                                         0000      LPI      STEP F1
                                         0000      MVI      NEXT WRITE
                                         0000      LPI      CLEAR PC'S
                                         0000      MVI      CLEAR K
                                         0000      LPI      DISPLAY CH
                                         0000      MVI      READ MEMORY STEP PC'S
                                         0000      LPI      COMPARE COUNTER TO DATA READ
                                         0000      MVI      CHECK FOR LAST READ
                                         0000      LPI      STEP COUNTER
                                         0000      MVI      NEXT READ
                                         0000      LPI      CLEAR PC'S
                                         0000      MVI      CLEAR F3

```

```

8290 A141AF      765      MVI      5A,F1
8291 A2825F      137      766      MVI      0A5,F2
8292 8C6312      138      767      SHHH,W1   F1,F2,F3
8293 A00E03      139      768      MV       F3,K
8294 000FEF      140      769      OR       STEP PC'S
8295 806312      141      770      SHLL,W1   +,+
8296 A00E03      0000     142      771      MV       DISPLAY F3
8297 190000      143      772      LPI      STEP PC'S
8298 801FEF      144      773      OR,R     LOCATION 0001 = 5A
8299 200E0B      145      774      MV       CLEAR PC'S
829A 7AAE5B      82AE    146      775      BNEL    READ LOCATIONS 0000 AND 0001
829B FEAEAB      82AE    147      776      BNEH    DISPLAY 0000
829C A00E0A      82AE    148      777      MV       CHECK 0000 = A5
829D FAAEAA      82AE    149      778      BNEL    DISPLAY 0001
829E 7EAE5A      82AE    150      779      BNEH    CHECK 0001 = 5A
                                         151      780      *
                                         152      781      *
                                         153      782      LPI      CLEAR PC'S
                                         154      783      MVI      CLEAR F2
                                         155      784      MVI      F1 = F1
                                         156      785      MIL,W1  F2 = 01
                                         157      786      OR      LOCATION 0000 = 01
                                         158      787      MIH,W1  STEP PC'S
                                         159      788      LPI      F2 = OF
                                         160      789      OR,R     LOCATION 0001 = OF
                                         161      790      MV       CLEAR PC'S
                                         162      791      BNEL    READ LOCATIONS 0000 AND 0001
                                         163      792      BNEH    DISPLAY 0000
                                         164      793      MV       0000 SHOULD = 01
                                         165      794      BNEL    READ LOCATIONS 0000 AND 0001
                                         166      795      BNEH    DISPLAY 0001
                                         167      796      B      0001 SHOULD = 0F
                                         168      797      *      BNEL    PRINT ERROR ON CRT
                                         169      798      *      B      TESTB  RESTART TEST
                                         170      799      ERRORB  SB      ERROR
                                         171      800      *      B      TESTB
                                         172      801      *      B
                                         173      802      *      B
                                         174      803      TESTC  MVI      43,FO
                                         175      804      TESTC  SB      TEST#
                                         176      805      TESTC  MVI      00,F2
                                         177      806      MVI      OF,F3
                                         178      807      MVI      OF0,F4
                                         179      808      MVI      OFF,F5
                                         180      809      OR      F2,F2,F1
                                         82B0 A1003F      834F
                                         82B1 D73F80      833F
                                         82B2 A0020F
                                         82B3 2003FF      177      806      MVI      43,FO
                                         82B4 A3C40F      178      807      MVI      TEST#
                                         82B5 23C5FF      179      808      MVI      00,F2
                                         82B6 000122      180      809      OR      F3 = OF
                                         82B7 801FEF      181      809      MVI      F4 = F0
                                         82B8 801FEF      182      809      MVI      F5 = FF
                                         82B9 801FEF      183      809      OR      00 ORED WITH 00 = 00

```

82B7	5ADF12	82DF	181	810	BNR	F1, F2, ERRORC	F1 = 00 ?
82B8	800123		182	811	OR	F2, F3, F1	00 ORED WITH OF = OF
82B9	DADF31	82DF	183	812	BNR	F3, F1, ERRORC	F1 = OF ?
82BA	000124		184	813	OR	F2, F4, F1	00 ORED WITH FO = FO
82BB	5ADF41	82DF	185	814	BNR	F4, F1, ERRORC	F1 = FO ?
82BC	800125		186	815	OR	F2, F5, F1	00 ORED WITH FF = FF
82BD	DADF51	82DF	187	816	BNR	F5, F1, ERRORC	F1 = FF ?
			188	817	*		
			189	818	*		
82BE	800132		190	819	OR	F3, F2, F1	OF ORED WITH 00 = OF
82BF	DADF31	82DF	191	820	BNR	F3, F1, ERRORC	F1 = OF ?
82C0	000142		192	821	OR	F4, F2, F1	FO ORED WITH 00 = FO
82C1	5ADF41	82DF	193	822	BNR	F4, F1, ERRORC	F1 = FO ?
82C2	800152		194	823	OR	F5, F2, F1	FF ORED WITH 00 = FF
82C3	DADF51	82DF	195	824	BNR	F5, F1, ERRORC	F1 = FF ?
			196	825	*		
82C4	880122		198	827	AND	F2, F2, F1	00 ANDED WITH 00 = 00
82C5	5ADF21	82DF	199	828	BNR	F2, F1, ERRORC	F1 = 00 ?
82C6	880153		200	829	AND	F5, F3, F1	FF ANDED WITH OF = OF
82C7	DADF31	82DF	201	830	BNR	F3, F1, ERRORC	
82C8	080154		202	831	AND	F5, F4, F1	FF ANDED WITH FO = FO
82C9	5ADF41	82DF	203	832	BNR	F4, F1, ERRORC	
82CA	880155		204	833	AND	F5, F5, F1	FF ANDED WITH FF = FF
82CB	DADF51	82DF	205	834	BNR	F5, F1, ERRORC	F5 = FF ?
			206	835	*		
82CC	880135		207	836	*		
82CD	DADF31	82DF	208	837	AND	F3, F5, F1	OF ANDED WITH FF = OF
82CE	080145		209	838	BNR	F3, F1, ERRORC	F1 = OF ?
82CF	5ADF41	82DF	210	839	AND	F4, F5, F1	FO ANDED WITH FF = FO
			211	840	BNR	F4, F1, ERRORC	F1 = FO ?
82DD	840155		212	841	*		
82D1	5ADF21	82DF	213	842	*		
82D2	040154		214	843	XOR	F5, F5, F1	FF XORED WITH FF = 00
82D3	DADF31	82DF	215	844	BNR	F2, F1, ERRORC	F1 = 00 ?
82D4	840153		216	845	XOR	F5, F4, F1	FF XORED WITH FO = OF
82D5	5ADF41	82DF	217	846	BNR	F3, F1, ERRORC	F1 = OF ?
82D6	040152		218	847	XOR	F5, F3, F1	FF XORED WITH OF = FO
82D7	DADF51	82DF	219	848	BNR	F4, F1, ERRORC	F1 = FO ?
			220	849	XOR	F5, F2, F1	FF XORED WITH 00 = FF
82D8	040145		221	850	BNR	F5, F1, ERRORC	F1 = FF ?
82D9	DADF31	82DF	222	851	*		
			223	852	*		
			224	853	XOR	F4, F5, F1	FO XORED WITH FF = OF
			225	854	BNR	F3, F1, ERRORC	F1 = OF ?

82DA	840135	226	855	XOR	F3,F5,F1	OF XORED WITH FF = F0
82DB	5ADF41	82DF	227	856	F4,F1,ERRORC	F1 = F0 ?
82DC	040125	228	857	XOR	F2,F5,F1	00 XORED WITH FF = FF
82DD	DADF51	82DF	229	858	BNR	F1 = FF ?
		230	859	*		
82DE	DEE280	82E2	231	860	*	TESTD
		232	861	B		
82DF	574F80	834F	233	862	*	
82E0	200E01	235	864	ERRORC	SB	PRINT "ERROR" ON CRT
82E1	5EB080	82B0	236	865	MV	DISPLAY FAILURE
		237	866	B		RESTART TEST
82E2	21004F	240	867	*		
82E3	D73F80	833F	241	868	*	
82E4	23C6FF	242	869	TESTD	MVI	44,FO
82E5	A0C7FF	243	870	SB	TEST#	
82E6	190000	0000	244	871	MVI	OFF,F6
82E7	8202E8	245	872	MVI	3F,F7	
82E8	8204E2	246	873	LPI	0000	SET UP REGS. FOR 16K MEMORY
82E9	A00EOF	247	874	MVX	PHPL,F3F2	CLEAR PC'S
82EA	81800F	248	875	MVX	F3F2,F5F4	CLEAR FILE REGISTERS
49	82EF	9D02F7	249	876	MVI	00,K
	82EC	01801F	250	877	TPA	00
	82ED	05800F	251	878	LOOPADD	INCRPL
	82EE	8B800F	252	879	LPI	
	82EF	05800F	253	880	TPA	,01
	82F0	A00EOF	254	881	TPS	,
	82F1	200108	255	882	TPA	,00
	82F2	280111	256	883	MVI	00,K
	82F3	FAF501	82F5	884	MV	PL,F1
	82F4	A20E0E	257	885	ANDI	1,F1,F1
	82F5	A7CEFE	258	886	BNEL	0,F1,*+2
	82F6	078400	259	887	ORI	80,K,K
	82F7	AC0818	260	888	XORI	OFF,K,K
	82F8	FAFAF8	261	889	SR,WCM	
	82F9	F6FCF8	82FC	890	INCRPL	,1,PL,PL
	82FA	81800F	262	891	AI	0F,PL,*+2
	82FB	DEEB80	263	892	BNEL	0F,PL,INCRPH
	82FC	AC0919	264	893	BEQH	
	82FD	530079	8300	894	TPA	,00
	82FE	81800F	82EB	895	INCRPH	LOOPADD
	82FF	DEEB80	265	896	AI	1,PHI,PI
	8300	0000	266	897	BER	F7,PH,*+3
			267	898	TPA	IF THIS IS LAST ADDR. GO TO READ CM
			268	899	B	,00
			269	900	LOOPADD	PUT INCREMENTED PC IN AUX 0
			270	901	LPI	NEXT WRITE CYCLE
						CLR PC'S

```

8301 8202E8    271   900   MVX      PHPL,F3F2
8302 A00EOF    272   901   NVI      CLR K
8303 81800F    273   902   READCM  SET AUX 0 = TO PC'S
8304 9D030A    274   903   READCM  LOAD PC'S WITH RETURN ADDR. FOR READ
8305 01801F    275   904   TPA      PUT RETURN ADDR IN AUX 1
8306 05800F    276   905   TPS      PUSH ADDR ON STACK
8307 8B800F    277   906   TAP      GET READ ADDR FROM AUX 0
8308 05800F    278   907   TPS      PUSH ADDR ON STACK
8309 878600    279   908   SR,RCM  READ CONTROL MEMORY
830A 29CEFE    280   909   INCRK  MASK OFF PARITY BIT FROM K
830B FB190E    281   910   ANDI   7F,K,K
830C 7F190E    282   911   BNEL   0,K,ERRORD
830D DB1928    283   912   BNREH  0,K,ERRORD
830E DB1939    284   913   BNR    F2,PL,ERRORD
830F AC0212    285   914   BNRL   F3,PH,ERRORD
8310 7B12F2    286   915   BEQH   1,F2,F2
8311 F713F2    287   916   BEQH   OF,F2,*+2
8312 DF1580    288   917   B      OF,F2,INCRF3
8313 AC0313    289   918   INCRF3 INCRPC
8314 531B37    290   919   AI     1,F3,F3
8315 8208E2    291   920   INCRPC F3,F7,RESTART
8316 81800F    292   921   MVX   F3F2,PHPL
8317 DF0480    293   922   TPA   ,00
                                READCM
                                INCR PC'S
                                PUT INCREMENTED PC'S IN AUX 0

294   923   *          50
                                RESTART
                                ERROR
                                TESTD
                                INIT
                                TESTO
295   924   *
296   925   *
8318 5F1B80    831B   297   926   B
8319 574F80    834F   298   927   ERRORD SB
831A DEE280    82E2   299   928   *      B
                                TESTD
                                INIT
                                TESTO
301   930   *          50
302   931   RESTART SB
303   932   B

```

831D A00E5F	1	934	ENABLE5	MVI	5,K	SET CRT ADDR.
831E 178C00	2	935	ENABLE	CIO	0C0	ADDR. STROBE
831F 572080	3	936	DELAY10	SB	DELAYS	
8320 D72180	4	937	DELAY5	SB	*+1	
8321 D72280	5	938	SB	SB	*+1	
8322 200F0F	6	939	NOP	,	,	
8323 200F0F	7	940	NOP	,	,	
8324 87800F	8	941	SR	,	,	
	9	942	*			
	10	943	*			
8325 EB258D	11	944	OBSTROBE	BFL	8,SH,*	WAIT FOR DEVIE READY
8326 572080	12	945	SB	SB	DELAYS	
8327 978200	13	946	CIO	20		
8328 DF2080	14	947	B	DELAYS		
	15	948	*			
	16	949	*			
8329 A00DBD	17	950	INIT	ORI	OB,SH,SH	INHIBIT INPUT
832A 284DFD	18	951	AND1	SB	1F,SH,SH	SET NO TRAP,4OBIT,HALT/STEP OFF
832B D71D80	19	952	SB	ENABLE5		
832C A00E3F	20	953	MVI	03,K		
832D 572580	21	954	SB	OBSTROBE		
832E 87800F	22	955	SR	,		
	23	956	*			
	24	957	*			
832F D71D80	25	958	CRLF	SB	ENABLE5	THIS ROUTINE PRINTS CARRIGE RETURN LINE FEED
8330 200EDF	26	959	MVI	OD,K		
8331 572580	27	960	SB	OBSTROBE		
8332 A00EAF	28	961	MVI	OA,K		
8333 572580	29	962	SB	OBSTROBE		
8334 87800F	30	963	SR	,		
	31	964	*			
	32	965	*			
8335 D71D80	33	966	SPACE	SB	ENABLE5	
8336 208E0F	34	967	MVI	20,K		
8337 572580	35	968	SB	OBSTROBE		
8338 87800F	36	969	SR	,		
	37	970	*			
	38	971	*			
8339 D71D80	39	972	INITCRT	SB	ENABLE5	
833A 200E1F	40	973	MVI	01,K		
833B 572580	41	974	SB	OBSTROBE		
833C A00E3F	42	975	MVI	03,K		
833D 572580	43	976	SB	OBSTROBE		
833E 87800F	44	977	SR	,		
	45	978	*			

833F	D71D80	831D	46	979	*	TEST#	SB	ENABLE5
8340	214E4F		47	980			MVI	54,K
8341	572580	8325	48	981			SB	OBSTROBE
8342	210E5F		49	982			MVI	45,K
8343	572580	8325	50	983			SB	OBSTROBE
8344	A14E3F		51	984			MVI	53,K
8345	572580	8325	52	985			SB	OBSTROBE
8346	214E4F		53	986			MVI	54,K
8347	572580	8325	54	987			SB	OBSTROBE
8348	208E3F		55	988			MVI	23,K
8349	572580	8325	56	989			SB	OBSTROBE
834A	D73580	8335	57	990			SB	SPACE
834B	575D80	835D	58	991			SB	TEST NUMBER X IS PRINTED
834C	200FF0F		59	992			SR	#
834D	572F80	832F	60	993			NOP	SPACE
834E	87800F		61	994			SB	PRTBYTE
			62	995			SR	CRLF
			63	996	*		SR	,
			64	997	*			
834F	D71D80	831D	65	998	ERROR	SB	ENABLE5	
8350	210E5F		66	999			MVI	45,K
8351	572580	8325	67	1000			SB	OBSTROBE
8352	214E2F		68	1001			MVI	52,K
8353	572580	8325	69	1002			SB	OBSTROBE
8354	214E2F		70	1003			MVI	52,K
8355	572580	8325	71	1004			SB	OBSTROBE
8356	210EFF		72	1005			MVI	4F,K
8357	572580	8325	73	1006			SB	OBSTROBE
8358	214E2F		74	1007			MVI	52,K
8359	572580	8325	75	1008			SB	OBSTROBE
835A	572F80	832F	76	1009			SB	CRLF
835B	57BC80	83BC	77	1010			SB	SEC1
835C	87800F		78	1011			SR	,
			79	1012	*			
835D	D71D80	831D	80	1013	PRTBYTE	SB	ENABLE5	
835E	A00E00		81	1014			MV	F0,K
835F	572580	8325	82	1015			SB	OBSTROBE
8360	87800F		83	1016			SR	,
			84	1017	*			
8361	21430F		85	1018	SYSPE	SB	C'P',F3	
8362	21025F		86	1019	SYSVE	SB	C'E',F2	
8363	2100DF		87	1020			C'M',FO	
8364	D71D80	831D	88	1021	SYSERROR	SB	ENABLE5	
8365	200E1F		89	1022			01,K	
8366	572580	8325	90	1023			OBSTROBE	

THESE ROUTINES PRINT PARITY ERROR ADDR.

THIS IS A ROUTINE TO PRINT FILE REG 0

WAIT APP. ONE SECOND FOR DISPLAY PURPOSES

8367	208EOF	91	1024	MVI	20,K
8368	A0040F	92	1025	MVI	00,F4
8369	572580	8325	93	1026	SPACEOUT SB
836A	98C44F		94	1027	AC,,1
836B	FF6954	8369	95	1028	BNEH
836C	200E1F		96	1029	SB
836D	572580	8325	97	1030	MVI
836E	208EAF		98	1031	MVI
836F	572580	8325	99	1032	SB
8370	572580	8325	100	1033	OBSTROBE
8371	572580	8325	101	1034	OBSTROBE
8372	D73580	8335	102	1035	OBSTROBE
8373	A14E3F		103	1036	C'*',K
8374	572580	8325	104	1037	OBSTROBE
8375	A14E9F		105	1038	OBSTROBE
8376	572580	8325	106	1039	OBSTROBE
8377	A14E3F		107	1040	C'S',K
8378	572580	8325	108	1041	OBSTROBE
8379	214E4F		109	1042	C'Y',K
837A	572580	8325	110	1043	OBSTROBE
837B	210E5F		111	1044	C'S',K
837C	572580	8325	112	1045	OBSTROBE
837D	A10EDF		113	1046	C'T',K
837E	572580	8325	114	1047	OBSTROBE
837F	D73580	8335	115	1048	OBSTROBE
8380	210E5F		116	1049	SPACE
8381	572580	8325	117	1050	C'E',K
8382	214E2F		118	1051	OBSTROBE
8383	572580	8325	119	1052	C'R',K
8384	214E2F		120	1053	OBSTROBE
8385	572580	8325	121	1054	C'O',K
8386	210EFF		122	1055	OBSTROBE
8387	572580	8325	123	1056	C'R',K
8388	214E2F		124	1057	OBSTROBE
8389	572580	8325	125	1058	C'R',K
838A	D73580	8335	126	1059	OBSTROBE
838B	A08E8F		127	1060	SPACE
838C	572580	8325	128	1061	C(' ',K
838D	A00E03		129	1062	OBSTROBE
838E	572580	8325	130	1063	F3,K
838F	200E02		131	1064	OBSTROBE
8390	572580	8325	132	1065	F1,K
8391	200E01		133	1066	OBSTROBE
8392	572580	8325	134	1067	F2,K
8393	A00E00		135	1068	OBSTROBE

8394	572580	8325	136	1069	SB	OBSTROBE
8395	D73580	8335	137	1070	SB	SPACE
8396	200009		138	1071	MV	PH,FO
8397	D7A680	83A6	139	1072	SB	PRTBITE
8398	A00008		140	1073	MV	PL,FO
8399	D7A680	83A6	141	1074	SB	PRTBITE
839A	208E9F		142	1075	MVI	C')',K
839B	572580	8325	143	1076	SB	OBSTROBE
839C	D73580	8335	144	1077	SB	SPACE
839D	208EAF		145	1078	MVI	C'*',K
839E	572580	8325	146	1079	SB	OBSTROBE
839F	572580	8325	147	1080	SB	OBSTROBE
83A0	572580	8325	148	1081	SB	OBSTROBE
83A1	DF2F80	832F	149	1082	B	CRLF
			150	1083	*	
			151	1084	*	

THESE ROUTINES PRINT CHARS. STORED IN FO

83A2	4BA421	83A4	152	1085	PRTBIT1	BLER	F2,F1,*+2
83A3	AC0272		153	1086	AI		07,F2,F2
83A4	200E02		154	1087	MV		F2,K
83A5	DF2580	8325	155	1088	B		OBSTROBE
83A6	A0C19F		156	1089	PRTBITE	MVI	39,F1
83A7	20C30F		157	1090	MVI		30,F3
83A8	8C4203		158	1091	SHHH		F0,F3,F2
83A9	57A280	83A2	159	1092	SB		PRTBIT1
83AA	084203		160	1093	SHHL		F0,F3,F2
83AB	DFA280	83A2	161	1094	B		PRTBIT1
			162	1095	*		
			163	1096	*		
			164	1097	PE24	TSP	,
			165	1098	OR		-,-
			166	1099	MVI	C'C',F1	SET UP F1 TO PRINT OUT "PECM"
			167	1100	SB	SYSPE	PRINT OUT CONTROL MEM PARITY ERROR INFO
			168	1101	B	*	HANG HERE UNTIL RESET IS STRUCK
			169	1102	*		
			170	1103	*		
			171	1104	RETURN	MVX	F1FO,PHPL
			172	1105	AI	1,PL,PL	
			173	1106	TPS	,	
			174	1107	SR	,	
			175	1108	*		
			176	1109	*		
83B1	0208E0		177	1110	PE8	MVI	C'D',F1
83B2	AC0818		178	1111	SB	SYSPE	PRINT OUT DATA MEMORY PARITY ERROR
83B3	05800F		179	1112	ORI	80,SH,SH	SET NO TRAP
83B4	87800F		180	1113	ANDI	OBF,SH,SH	CLEAR DMPE (40 BIT)

6/1/78

```

83B9 991000    0000    181    1114    LPI,R      ZERO
83BA 29CDFD    182    1115    ANDI      7F,SH,SH
83BB 5FB80     83BB    183    1116    B        *
                                         *      CLEAR COUNT
                                         CLEAR COUNT
                                         WAIT HERE FOR RESET TO BE STRUCK

                                         SET UP GOOD PARITY
                                         CLEAR NO TRAP
                                         WAIT HERE FOR RESET TO BE STRUCK

83BC 20000F    184    1117    *      MVI      00,FO
                                         MVI      00,K
                                         BNEL    1,K,K
                                         BEQH    9,K,*+2
                                         DELAY50 0C,K,*+3
                                         REPEAT LOOP
                                         STEP COUNT BY 1
                                         CHECK FOR LOOP COUNT = 200 DECIMAL
                                         DELAY 50 MICRO-SECONDS

83BD A00EOF    185    1118    SEC1      MVI      00,FO
                                         MVI      00,K
                                         BNEL    1,K,K
                                         BEQH    9,K,*+2
                                         DELAY50 0C,K,*+3
                                         REPEAT LOOP
                                         STEP COUNT BY 1
                                         CHECK FOR LOOP COUNT = 200 DECIMAL
                                         DELAY 50 MICRO-SECONDS

83BE AC0E1E    186    1119    RESTRT   MVI      00,FO
                                         MVI      00,K
                                         BNEL    1,K,K
                                         BEQH    9,K,*+2
                                         DELAY50 0C,K,*+3
                                         REPEAT LOOP
                                         STEP COUNT BY 1
                                         CHECK FOR LOOP COUNT = 200 DECIMAL
                                         DELAY 50 MICRO-SECONDS

83BF FBC19E    187    1120    WAIT1    AI      1,FO,FO
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83C0 77C3CE    188    1121      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83C1 57C880    189    1122      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83C2 5FBE80    190    1123      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83C3 AC0010    191    1124      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83C4 7BC6B0    192    1125    WAIT2    AI      1,FO,FO
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83C5 F7C710    193    1126      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83C6 5FBDD80   194    1127      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83C7 87800F    195    1128      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83C8 571F80    196    1129      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83C9 571F80    197    1130    DELAY50  SR      ,
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83CA 571F80    198    1131      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83CB 571F80    199    1132      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83CC 571F80    200    1133      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

83CD 87800F    201    1134      *
                                         BNEL    1,FO,FO
                                         BEQH    1,FO,FO,*+2
                                         RESTRT 1,FO,*+2
                                         RETURN

                                         SET UP GOOD PARITY
                                         CLEAR NO TRAP
                                         WAIT HERE FOR RESET TO BE STRUCK

                                         WRITE 00 AT LOCATION 0000
                                         WRITE 00 AT LOCATION 0001
                                         READ LOCATIONS 0000/0001
                                         SET NO TRAP AND 40 BITS OFF
                                         RETURN

                                         SET UP GOOD PARITY
                                         CLEAR NO TRAP
                                         WAIT HERE FOR RESET TO BE STRUCK

                                         WRITE 00 AT LOCATION 0000
                                         WRITE 00 AT LOCATION 0001
                                         READ LOCATIONS 0000/0001
                                         SET NO TRAP AND 40 BITS OFF
                                         RETURN

```

NUMBER OF LINES IN ERROR = 0 NO. OF WARNINGS = 4 NO. OF SYMBOLS = 77 OVERFLOWS = 75

SYMBOL	VALUE	DEFN	REFERENCES
CRLF	832F	0958	0225 0994 1009 1082
DELAY10	831F	0936	1130 1131 1132 1133 1134
DELAY5	8320	0937	0936 0945 0947
DELAY50	83C8	1130	1123
ENABLE	831E	0935	0007
ENABLE5	831D	0934	0952 0958 0966 0972 0980 0998 1013 1021
ERROR	834F	0998	0267 0306 0349 0388 0435 0483 0531 0568 0627 0710 0734 0799 0864 0927
ERROR0	80E1	0267	0234 0235 0237 0238 0240 0241 0243 0244 0246 0247 0249 0250 0252 0253 0254 0256 0257 0259 0260
ERROR1	8103	0306	0262 0263
ERROR2	8125	0349	0277 0278 0280 0281 0283 0284 0286 0287 0289 0290 0292 0293 0295 0296 0298 0299 0301 0302
ERROR3	8147	0388	0320 0321 0323 0324 0326 0327 0329 0330 0332 0333 0335 0336 0338 0339 0341 0342 0344 0345
ERROR4	8171	0435	0359 0360 0362 0363 0365 0366 0368 0369 0371 0372 0374 0375 0377 0378 0380 0381 0383 0384
ERROR5	819C	0483	0400 0401 0403 0404 0406 0407 0409 0410 0412 0413 0415 0416 0418 0419 0421 0422 0426 0427 0430
ERROR6	81C7	0531	0446 0447 0450 0451 0454 0455 0458 0459 0462 0463 0466 0467 0470 0471 0474 0475 0478 0479
ERROR7	81E7	0568	0494 0495 0498 0499 0502 0503 0506 0507 0510 0511 0514 0515 0518 0519 0522 0523 0526 0527
ERROR8	821D	0627	0543 0544 0547 0548 0551 0552 0555 0556 0559 0560 0563 0564 0586
ERROR9	8263	0710	0584 0589 0591 0594 0596 0599 0601 0604 0606 0614 0615 0617 0620 0622 0623
ERRORA	8276	0734	0636 0638 0640 0642 0644 0646 0656 0657 0659 0668 0669 0671 0676 0677 0679 0688 0689 0690 0694
ERRORB	82AE	0799	0695 0697 0702 0703 0705
ERRORC	82DF	0864	0722 0723 0725 0727 0730
ERRORD	8319	0927	0756 0775 0776 0778 0779 0791 0792 0794 0795
INCRF3	8313	0918	0810 0812 0814 0816 0820 0822 0824 0828 0830 0832 0834 0838 0840 0844 0846 0848 0850 0854 0856
INCRK	830A	0909	0858
INCRPC	8315	0920	0910 0911 0912 0913
INCRPH	82FC	0895	0916
INCRPL	82F7	0890	0903
INIT	8329	0950	0917
INITCRT	8339	0972	0918
INITIAL1	8041	0076	0903
INITIAL2	8050	0094	0097 0098 0101 0102
INITIAL3	805B	0108	0113 0114 0118 0119
INITIAL4	8069	0125	0130 0131 0135 0136
INITIAL5	8077	0142	0147 0148 0151 0152
INITIAL6	8084	0158	0163 0166
INITIAL7	808F	0172	0177 0180 0184 0185 0188
INITIAL8	80A2	0194	0199 0200 0204 0205

SYMBOL CROSS REFERENCE

PAGE 29

6/1/78

SYMBOL	CROSS REFERENCE	SYMBOL	VALUE	DEFN	REFERENCES
INITIAL9	80B0	0211	0216 0217 0221 0222		
LOOPADD	82EB	0878	0894 0898		
LOOPB	827E	0745	0750		
LOOPBR	8287	0754	0760		
OBSTROBE	8325	0944	0072 0090 0104 0121 0138 0154 0168 0190 0207 0224 0954 0960 0962 0968 0974 0976 0982 0984 0986		
PE24	83AC	1097	0988 0990 1000 1002 1004 1006 1008 1015 1023 1026 1030 1032 1033 1034 1037 1039 1041 1043 1045		
PE8	83B5	1110	1047 1050 1052 1054 1056 1058 1061 1063 1065 1067 1069 1076 1079 1080 1081 1088		
PRTBIT1	83A2	1085	0002 0004 1092 1094		
PRTBYTE	835D	1089	1072 1074		
READCM	8304	1013	0992		
RESTART	831B	0903	0922		
RESTRT	83BD	0931	0919 0926		
RETURN	83B1	1119	1128		
SEC1	83BC	1104	1118 1010		
SETPAR	83CE	1138	1138 0739		
SPACE	8335	0966	0991 1035 1048 1059 1070 1077		
SPACEOUT	8369	1026	1028		
START	8010	0021	0003 0009 0016 0025 0027 0029 0031 0033 0035 0037 0039		
START1	8023	0043	0044 0046 0048 0050 0051 0053 0055 0057 0060 0063 0065 0066 0068		
SYSERROR	8364	1021			
SYSPE	8361	1018	1100 1111		
SYSVE	8362	1019			
TEST#	833F	0980	0232 0274 0317 0356 0395 0442 0490 0538 0575 0634 0717 0741 0804 0870		
TEST0	80BF	0231	0269 0932		
TEST1	80E4	0273	0264 0308		
TEST2	8106	0316	0303 0351		
TEST3	8128	0355	0346 0390		
TEST4	814A	0394	0385 0437		
TEST5	8174	0441	0432 0485		
TEST6	819F	0489	0480 0533		
TEST7	81CA	0537	0528 0570		
TEST8	81EA	0574	0565 0628		
TEST9	821F	0633	0624 0712		
TESTA	8266	0716	0707 0735		
TESTB	8278	0739	0731 0800		
TESTC	82B0	0803	0796 0866		
TESTD	82E2	0869	0861 0928		
WAIT1	83BE	1120	1124		
WAIT2	83C3	1125			
ZERO	0000	1137	1114 1138 1139 1140		

