Customer Engineering Division

MICROPROCESSOR MANUAL OF MASS STORAGE DEVICES



·

Customer Engineering Division

MICROPROCESSOR MANUAL OF MASS STORAGE DEVICES

© Wang Laboratories, Inc., 1975

NOTICE:

This document is the property of Wanq Laboratories, Inc. Information contained herein is considered company proprietary information and its use is restricted solely to the purpose of assisting you in servicing Wang products. Reproduction of all or any part of this document is prohibited without the consent of Wang Laboratories.



LABORATORIES, INC.

TABLE OF CONTENTS

1.	INTR	ODUCTIO	N '	1
2.	MODE	L 22 70	MICROPROCESSOR	1
	2.1	MODEL	2270 SIMPLIFIED THEORY OF OPERATION	1
		2.1.1	Read Only Memory	3
		2.1.2	Random Access Memory	4
		2.1.3	Arithmetic/Logic Unit	6
		2.1.4	Register Structure	6
	2.2	THE IN	STRUCTION SET - HARDWARE CONTROL VIA SOFTWARE	9
		2.2.1	General	9
		2.2.2	Instruction Categories	10
		2.2.3	Instruction Set Summary	15
			2.2.3.1 Introduction	15
			2.2.3.2 Instruction Set Examples	22
			2.2.3.3 Typical Microprogram	31
		2.2.4	Model 2270 Microprogram	36
	2.3	HARDWA	RE OPERATIONAL THEORY	52
	•	2.3.1	Introduction	52
		2.3.2	Timing	52
		2.3.3	Input to Microprocessor from CPU	5 3
		2.3.4	Output of Microprocessor to Disk	54
		2.3.5	Input from Disk to Microprocessor	55
		2.3.6	Output from Microprocessor to CPU	55
		2.3.7	Disk Control Operations	55
		2.3.8	Sector Counter .	57
		2.3.9	Cyclic Redundancy Check	57
		2.3.10	Format Routine	57
	2.4	TROUBL	ESHOOTING PROCEDURES	59
		2.4.1	Introduction	59
		2.4.2	Familiarization with Physical Layout of Test Units	59
		2.4.3	Operational Use of Test Units	61
		2.4.4	6718/7018 Repair	63

	2.5 MODE	EL 2270 DIAGRAM AND SCHEMATICS	72
	2.6 MODE	EL 2270 SIGNAL MNEMONICS	85
3.	MODEL -30	O, -40 AND -60 MICROPROCESSORS	93
	3.1 6295	5 I/O TERMINATOR	93
	3.2 6395	5/6537 I/O TERMINATOR	93
	3.3 6296	5 DISK CONTROLLER	95
	3.4 6297	7 DISK CONTROLLER	97
	3.5 6298	8 ROM/RAM	101
	3.6 6299	9 DISK CONTROLLER	103
	3.7 6399	9 DISK CONTROLLER	106
	3.8 MODI	EL 2230, 2240 AND 2260 MNEMONICS	106
	3 0 MUDI	ET 20 RIOCE DIACEAM	113

INTRODUCTION

This manual contains technical information concerning the micro-processors of Model 30, 40, 60 and 70 Disk Drives and is to be used as the basic text for future microprocessors. As new microprocessors are designed for new products, addenda to this manual will be published containing the theory of operation of both the software and hardware portions of the new microprocessor.

Presently, October, 1975, the manual consists of Sections 2 and 3. Section 2 is titled the "Model 2270 Microprocessor" and contains descriptions of the basic components of the microprocessor, an explanation of the instruction set (software), a theory of operation (hardware), schematic drawings and a troubleshooting section.

Section 3 contains hardware descriptions of all the boards used in the microprocessors of the 30, 40 and 60 disk drives. This section was written with the assumption that Section 2 has been read.

2. MODEL 2270 MICROPROCESSOR

2.1 MODEL 2270 SIMPLIFIED THEORY OF OPERATION

Being similar to most general purpose microprocessors, a typical Wang Labs' disk microprocessor is comprised of the following elements (Refer to Figure 1):

A Read-Only-Memory (ROM); used to control all disk microprocessor operations.

A Random-Access-Memory (RAM); normally used as a transitional working register.

An Arithmetic/Logic Unit (ALU)

Two general purpose registers: The A register, and the K register.

Two Status registers; ST_0 and ST_1 , actually control indicators which sense and set various disk and disk microprocessor conditions.

The 6718 or 7018 board contains the entire microprocessor logic for the WCS and Model 2270 disks. Figure 1 shows the simplified block diagram for the 6718/7018 board.




FIGURE 1 SIMPLIFIED BLOCK DIAGRAM

WRITE DATA FLOW

READ DATA FLOW

2

When data is written on the disk (refer to Figure 1), data is strobed into the K register from the CPU and clocked into the A bus multiplexer. The output of the multiplexer is applied to the ALU and sent to the RAM. The RAM outputs the data to the A register which sends the data to be written to the disk.

When data is read from the disk, it is applied to the A register, the A bus multiplexer and on to the ALU. The ALU applies the data to the RAM and finally to the CPU.

The extra lines shown in Figure 1 are not used during a read/write sequence but are used for data manipulation and housekeeping functions before, during and after the read/write sequence.

2.1.1 READ ONLY MEMORY

The ROM is the heart of the microprocessor and contains the microprogram for the microprocessor. The 6718 utilizes four INTEL 1702A Programmable Read Only Memory (PROM) Integrated Circuits and the 7018 is capable of using four PROMs or two EA4000 ROM Integrated Circuits. Each PROM contains a 256 x 8 bit matrix and the EA a 512 x 8 matrix.

Since a ROM Instruction requires 16 bits, two PROMs are simultaneously selected to provide a 16 bit output. With this configuration, the total ROM capacity is 512 bytes or steps. See Figure 2.

The steps in the ROM are expressed in hexadecimal notation. Steps 0000_{16} to $00\mathrm{FF}_{16}$ (0-255) utilize L111 and L113 while steps 0100_{16} to $01\mathrm{FF}_{16}$ (256-511) utilize L112 and L114. The ROM is addressed by an instruction counter (IC) which normally increments the ROM one step after an instruction has been decoded and performed. Nine bits are applied to the ROM from the IC; IC_{7-0} provide the addressing and IC_8 are used for chip select. The IC can cause the ROM to branch from the increment operation to any address by a branch instruction.

The 16 bit ROM output, RI $_{15}$ - RI $_{0}$, is latched into D-latches and becomes bits R $_{15}$ - R $_{0}$.




FIGURE 2 READ ONLY MEMORY

2.1.2 RANDOM ACCESS MEMORY


The RAM consists of four 2101-1 Integrated Circuits with a capacity of 256 x 4 bits resulting in a total storage capacity of 512 bytes. See Figure 3. The RAM address counter addresses the RAM with $\mathrm{AD_8}$ - $\mathrm{AD_0}$ bits and can increment, decrement or preset the RAM to any address. Information can only be loaded into the RAM from the ALU, $\mathrm{C_7}$ - $\mathrm{C_0}$, but the output can be transferred to the A register, ALU or the CPU. The ROM is divided into two sections: Locations $8\mathrm{COO_{16}}$ - $8\mathrm{CFF_{16}}$ (these are locations 0--255 - the reason for this notation will be explained later) are used for the read/write buffer and various locations between $8\mathrm{DOO_{16}}$ - $8\mathrm{DFF_{16}}$ (256-511) are used as a work buffer. Refer to the RAM allocation chart below.

RAM ALLOCATION

LOCATION

DESCRIPTION

8C00		SCEE	Read/write buffer
0000	_	ocrr	Read/wille builer
		8DOF	Zero sent to the 2200
		8D10	2200 Address byte #1
		8D11	2200 Address byte #2
		8D12	2200 Address byte #3
		8D20	Header byte #1 (track from disk)
		8D21	Header byte #2 (sector from disk)
		8D25	Disk track #1 (track currently under head)
		8D26	Disk track #2 (track currently under head)
		8D27	Disk track #3 (track currently under head)
		8D30	Error count
		8D31	Internal status
		8D32	Address sent to 2200
		8D33	Format retries
8DD4	_	8DE7	20 Bytes of zeroes
		8DE8	03 Byte
		8DE9	Header byte #1 (track desired)
		8DEA	Header byte #2 (sector desired)
8DEB	_	8DFE	20 Bytes of zeroes
		8DFF	03 Byte



2.1.3 ARITHMETIC/LOGIC UNIT

Two 74181 integrated circuits, designed to perform specific arithmetic or logical operations, as directed by the ROM Microinstruction sequence, comprise the ALU.

This ALU responds to sixteen instructions. Basic ALU inputs consist of the A bus, the B bus, a Carry-In bit, and a function select code decoded from the ROM.

The A bus is the output of a multiplexer, incorporating the A register, the K register, and Status registers St_0 or ST_1 as selectable inputs.

The B bus is the output of a two-part register, incorporating the eight low order ROM bits $(R_7 - R_0)$, or the eight bit RAM output $(M_7 - M_0)$.

The ALU output is the C bus $(C_7 - C_0)$; data on this bus can be stored in the A register, K register, RAM, or can be transferred to the status registers ST_0 or ST_1 . Again, ALU manipulations are directed by the ROM instruction set.

2.1.4 REGISTER STRUCTURE

K Register:

The general purpose K register stores data from either the controlling CPU ($KS_7 - KS_0$), or from the disk microprocessor ALU ($C_7 - C_0$); i.e., whichever source is selected by the ROM for input to the K register.

When commanded by the ROM, the contents of the K register is transferred to the ALU.

2) A Register:

The general purpose A register stores data from (1) the disk microprocessor RAM $(M_7 - M_0)$, which is data to be written on the disk, (2) the disk data (a READ), (3) the cyclic redundancy check (CRC) circuitry (verifies disk data accuracy), and (4) the ALU $(C_7 - C_0)$. The contents of the A register may be used by the ALU, or may be used as a transitional register for each data byte written on the disk.

3) Status Registers (ST₀, ST₁):

Status register ST₀ reports eight disk/CPU conditions to the disk microprocessor, as follows:

Word Ready STO-1 (Bit 1) - The 4th bit of a four-bit binary counter, used to indicate when each byte is ready to be transferred from disk to RAM, via the A register and ALU (WRITE). Word Ready is also used to indicate when each byte is ready to be transferred from RAM to disk via the A register.

Address Bit 8 ST0-2 (Bit 2) - The 9th (highest order) RAM address bit; $(2^9 = 512 \text{ byte addresses})$.

10 ms Delay ST0-3 (Bit 3) - The output of an integrated circuit (active for 10 ms). This delay is used to allow time for proper disk access.

File Inoperable STO-4 (Bit 4) - The output of a data safety circuit which indicates when data integrity could be jeopardized by a variety of disk conditions, such as R/W heads not being loaded, drive door open, etc. File Inoperable may be thought of as a Shugart Disk Ready/Not Ready indicator.

CAX STO-5 (Bit 5) - Made up of IOB terms IOB_1 and IOB_3 . CAX distinguishes a select address from a data transfer operation.

Calculator Input Strobe STO-6 (Bit 6) - A strobe from 2200 to disk microprocessor which must accompany each address or data byte from the 2200 to the K register. This status bit indicates that one byte is ready to be transferred from the K register to RAM via the ALU.

Disk #3 STO-7 (Bit 7) - A select line which, when active, indicates that selection of disk #3 is desired.

Calculator Busy STO-8 (Bit 8) - The Ready/Busy indicator from the 2200 CPU I/O controller board.

These bits are sampled by the ALU via the A Bus inputs when ROM bits R_9 and $R_8 = 10_B$ ($R_9 = 1$; $R_8 = 0$).

Status register ST_1 reports five disk/disk microprocessor conditions back to the microprocessor as follows:

Sector Bits 0-3 ST1-1 through 4 (Bits 1, 2, 3, 4) - These bits contain the current sector address under the disk drive read/write head. This address is the output of a binary counter, and is monitored as such.

Sector Mark Pulse ST1-5 (Bit 5) - This bit is ultimately the Sector Mark pulse (SCM) from the disk. (One pulse for each sector on the disk). It is used to denote the beginning of each sector.

Track 99 ST1-6 (Bit 6) - A line from the Disk Drive which indicates when the R/W head is positioned at track zero (the outer most track).

Carry ST1-7 (Bit 7) - This is the carry bit for arithmetic operations. It is gated to the ALU for ROM microinstructions specifying carry, and receives that resultant carry.

Head Load ST1-8 (Bit 8) - A signal indicating to the microprocessor that one of the 3 Disk Drive R/W heads have been loaded.

9-

These bits are sampled by the ALU via the B Bus inputs when ROM bits R_9 and $R_8 = 11_2$.

2.2 THE INSTRUCTION SET — HARDWARE CONTROL VIA SOFTWARE

2.2.1 GENERAL

Control is implemented via 16-bit ROM instructions, as explained in Section 2.1.1. This 16-bit output (bits $R_{15}-R_0$) is distributed throughout the disk microprocessor, and is subsequently decoded as instructions to perform specific logic operations and data manipulations.

ROM output is formatted such that type of operation, registers involved, destination of resultant data, information source(s), and other control factors are defined by a single 16-bit instruction. The assembled sequence of "microinstructions" is referred to as the microprogram for the peripheral's microprocessor.

There are 24 basic instructions in the 2270 instruction set with each instruction having variables resulting in literally thousands of unique instructions available for data manipulation. The microprocessor hardware is designed so that it can execute every instruction with the end result predictable in every case.

Each of the instructions are comprised of two parts: the operation code and the operand. The operation code is defined as a portion of a computer instruction that indicates which action is to be performed by the computer. ROM bits R_{15} - R_8 are used as the operation code. Operand is defined as any one of the quantities entering into or arising from an operation. ROM bits R_7 - R_0 comprise the operand.

Operation code bits indicate the following, depending on which instruction category (to be explained later) is applicable:

- 1) Function to be performed.
- 2) Register (A, K, ST_0 , ST_1) used in performing this function.

- 3) Whether to increment/decrement RAM address, or allow current RAM address to remain unchanged.
- 4) Selection of destination for resultant information (function performed). That is, store these results either in a register (A, K, ST₀, ST₁) or back into the current RAM location.
- 5) Whether high order bits (7-4) or low order bits (3-0) of the register designated (A, K, ST₀, ST₁) will be used for comparisons involved in conditional branch instructions.

Operand code bits indicate the following (again depending on which instruction category is applicable):

- Use operand (via microprocessor ALU B Bus) as mask bits, along with bits (via microprocessor ALU A Bus) from a register (A, K, ST_0 , ST_1) designated by ROM bits R_8 and R_9 .
- 2) Use operand bits $R_7 R_4$ as a mask for 4-bit Conditional Branch instructions.
- 3) Use operand bits $R_3 R_0$ or $R_7 R_0$ as a destination branch address for Conditional Branch instructions.
- 4) Use operand bits $R_7 R_0$ plus operation code bit R_8 as a destination address for Unconditional Branch instructions.
- 5) Use operand bits $R_7 R_0$ plus operation code bit R_8 as a new RAM address to be preset via Load Auxiliary instruction in the WCS microprogram.

2.2.2 INSTRUCTION CATEGORIES

The 2270 microprocessor instruction set can be arranged into five major categories.

1) Register Instructions:

An operation using 8 bits of RAM output $(M_7 - M_0)$ contained at the current RAM address, and 8 bits contained in a register (A, K, ST_0, ST_1) designated by ROM bits R_9 and R_8 . The results of such instructions are either stored into the current RAM location or stored back into the register designated by ROM bits R_9 and R_8 . The RAM address can be incremented, decremented or remain unchanged by bits R_{11} and R_{10} .

There are eight register instructions as explained below:

INSTRUCTION

EXPLANATION

NOOP

No operation. Used as a filler command and has no effect but to cause the ROM address to increment.

B to M

B to memory. Transfers contents of B (buffer register A, K, STØ or ST1) to memory and causes RAM address to increment, decrement or remain unchanged.

M to B

Memory to B. Transfers contents of memory to B (buffer register A, K, STØ or ST1) and causes RAM address to increment, decrement or remain unchanged.

Add wo/carry

Binary add without carry bit. A binary add of the contents of B (buffer register A, K, STØ or ST1) and RAM with result to RAM or B and causes RAM address to increment, decrement or remain unchanged.

OR

Logical OR function. ORs the contents of B (buffer register A, K, STØ or ST1) with RAM with result to RAM or B and causes RAM address to increment, decrement or remain unchanged.

XOR

Exclusive OR function. Same as OR function except contents of B and RAM are exclusive ORed.

Add w/carry

Binary add with carry bit. Same as add without carry instruction.

AND

Logical AND function. ANDs the contents of B (buffer register A, K, STØ or ST1) with contents of RAM with result to RAM or B and causes RAM address to increment, decrement or remain unchanged.

2) Immediate Instructions:

An operation using 8 bits of ROM output (R_7-R_0) contained at the current ROM address, and 8 bits contained in a register (A, K, ST₀, ST₁) designated by ROM bits R_8 and R_9 . The results of such instructions are stored back into the designated register (R_8, R_9) .

There are four immediate instructions as explained below:

INSTRUCTION

EXPLANATION

OR Immediate

Logical OR function. The contents of a register (A, K, STØ or ST1) are ORed with the eight least significant bits of ROM with the result stored back into the register.

XOR Immediate

Exclusive OR function. Same as OR Immediate except contents are exclusive ORed.

Add w/carry Imm.

Binary add with carry bit. The binary add w/carry bit of a register (A, K, STØ or ST1) with the eight least significant bits of ROM with the result stored back into the register.

AND Immediate Logical AND function. Same as OR Immediate except contents are ANDed.

3) Branch Instructions:

These instructions are divided into two categories: conditional branch and unconditional branch. The conditional branch instructions allow from 0 to \pm 15 microprogram step jumps; or, from 0 to \pm 255 microprogram step jumps (depending on which conditional branch instruction is performed). The unconditional branch instructions causes a jump to any step within the microprocessor's microprogram.

There are eight branch instructions as explained below:

INSTRUCTION

EXPLANATION

Br if Reg. = 0 Branch if register = 0. Conditional branch to step indicated by the eight least significant bits of ROM if register (A, K, STØ or ST1) equals zero. Maximum number of steps is +255.

Br. if Reg. \(\nabla \) Branch if register \(\nabla \) 0. Same as above if register does not equal zero.

Br. if True L,H Branch if True Low or Branch if True High. Conditional branch to step indicated by ROM bits $R_3 - R_0$ if the 4 least significant bits (Low) or the 4 most significant bits (High) of register (A, K, STØ or ST1) equal any corresponding true ROM bits $R_7 - R_4$. Maximum number of branch steps is ± 15 .

Br. if False L,H Branch if False Low or Branch if False High. Conditional branch to step indicated by ROM bits R_3 - R_0 if the 4 LSB (Low) or the 4 MSB (High) of register (A, K, STØ or ST1) equal any corresponding false ROM bits R_7 - R_4 . Maximum number of branch steps is ± 15 .

Br. if = Mask Branch if equal to Mask. Conditional branch to step indicated by ROM bits $R_3 - R_0$ if either the 4 LSB or 4 MSB (selected by a bit of the instruction code) of a register (A, K, STØ or ST1) equal the mask of ROM bits $R_7 - R_A$. Maximum # of branch steps is ± 15 .

Br. if # Mask Branch if not equal to Mask. Same as above if register does not equal mask.

UB to steps 0-255 Unconditional Branch to steps 0-255. In the form of HEX 88YY, causes the microprogram to branch to the address contained in YY to one of the first 256 steps of the microprogram (steps 0-255).

UB to steps 256-511 Unconditional Branch to steps 256-511. In the form of HEX 89YY, causes the microprogram to branch to the address contained in YY to one of the second 256 steps of the microprogram (steps 256-511).

4) RAM Address Instructions:

These two instructions allow the ROM outputs $R_8 - R_0$ to preset the RAM address.

INSTRUCTION

EXPLANATION

Load Aux. (0-255) Load Auxiliary. Enables the ROM bits R_8-R_0 to preset the RAM to any address between 0-255 (the data buffer). The instruction takes the form of HEX 8CXX where XX is the RAM address.

Load Aux. (256-511) Load Auxiliary. Enables the ROM bits R_8 - R_0 to preset the RAM to any address between 256 and 511 (the work buffer). The instruction takes the form of 8DXX where XX is the RAM address.

5) Control Instructions:

Control instructions initiate disk functions such as disk head movement, read, write, format, etc. These instructions are decoded directly from ROM outputs to peripheral interfacing hardware in the microprocessor. The ALU is not involved in these instructions.

There are 14 control functions used in the 2270:

INSTRUCTION

EXPLANATION

Control 1 Takes the form of HEX ECXX where

ECO1 - Turn on read gate (RDG)

ECO2 - Turn on write gate (WTG)

ECO4 - Turn on busy signal (BSY)

EC08 - Format (FMT)

EC10 - Head direction Select (HD DIR)

EC20 - Preset CRC (PRC)

EC40 - Head step (HD ST)

EC80 - Head load (HD LD)

Control 2

Takes the form of HEX FCXX where

FC01 - Select drive #3

FCO2 - Select drive #2

FC04 - Select drive #1

FC08 - Clear file inop. (FIR)

FC10 - Strobe to 2200

FC20 - 10 ms delay

FC40 - Not used

FC80 - Not used

2.2.3 INSTRUCTION SET SUMMARY

2.2.3.1 Introduction

Tables 1, 2 and 3 summarize the 24 instructions. Table 1 lists all the instructions and is divided into three major columns. The first

column labeled "instruction category" contains the instruction names arranged by category as explained in Section 2.2.2. The second major column is labeled "operation code bits" and lists in binary the eight most significant bits of ROM output. This is the first half of any instruction, the operation code. The third major column is labeled "operand code bits" and lists in binary the eight least significant bits of ROM output. This is the second half of any instruction, the operand.

Referring to the second major column, it is noted that ROM bits R_{15}^{-R} are fixed ones and zeroes for the register instructions but that bits R_{11}^{-R} may vary. The I/D heading under ROM bits R_{11} and R_{10} indicates increment or decrement of RAM address depending upon the status of these two bits.

It is at this point that Table 2 is required; Table 2 is an expansion of all the abbreviations used in Table 1. Referring to Table 2, the I/D bits are expanded into the four possible configurations. For example, if I/D bits R_{11} and R_{10} are a one and zero respectively for a register instruction, the result of the operation is stored in RAM and the RAM address is decremented one location.

Again referring back to Table 1, the last two bits of the operation code (bits R_9 and R_8) determine what register is to be used in the operation. This column is headed by "REG." which is an abbreviation for register. Observing Table 2, the two bits decode one of the four registers. For example, if ROM bits R_9 and R_8 are both low during a register instruction, the A register is the selected register.

Table 3 allows the reader to disregard Tables 1 and 2 since Table 3 is a breakdown of all the instructions in hexadecimal form. For example, if a 1700_{16} code is encountered in the program, the reader would be forced to convert the hexadecimal code to binary (0001011100000000), refer to Table 1 for the type of instruction, and finally to Table 2 to determine the register used and whether or not the RAM address is incremented or decremented. However, by utilizing Table 3, the reader can instantly determine that a 1700_{16} code is a B to M instruction involving register ST1 and incrementing the RAM address.

TABLE 1
2270 MICROPROCESSOR INSTRUCTION SET

	OI	PER	ATI	ON	CODE	BITS	-(R ₁₅ -	·R ₈)	OPERAND CODE BITS-(R ₇ -R ₀)			
INSTRUCTION CATEGORY	15 1	L4	13	12	11	10	9	8	7 6 5 4 3 2 1 0			
REGISTER INSTRUCTIONS	INST	CRUC		NC	I/D		REG.		OPERAND			
NO-OP B to Memory Memory to B Binary ADD wo/carry OR XOR - Exclusive OR Binary ADD with carry AND	0 0 0	0 0 0 1	0 1 1 0 0	1 0 1 0	ID ID ID ID ID ID ID ID ID	ID ID ID ID ID ID ID ID	B B B B B		Not Used Not Used Not Used Not Used Not Used Not Used Not Used			
IMMEDIATE INSTRUCTIONS	INST	ru	CTI	ON	CODE		REG.	,	IMMEDIATE OPERAND (B BUS)			
OR Immediate XOR Immediate Binary ADD w/carry Immed AND Immediate	1	1	0 0 1 1	1 0	1 1	0 0 0 0	В В В		I I I I I I I I I I I I I I I I I I I			
BRANCH INSTRUCTIONS (Conditional; 8 bit)	INSTRUCTION CODE RE								BRANCH ADDRESS (B BUS)			
Branch if Register = 0 Branch if Register ≠ 0	1 1	1	0	0	1	1	B B		Y Y Y Y Y Y Y Y Y Y Y Y Y Y			
MASK BRANCH INSTRUCTIONS (Conditional; 4 bit)	INS	TRU	СТІ	ON	CODE	H/L	REG.	•	MASK BRANCH ADDRESS			
Branch IF True Branch IF False Branch IF = Mask Branch IF ≠ Mask	1	0		1	0 0	S S S	B B B		M M M M Y Y Y Y M M M M Y Y Y Y M M M M			
UNCONDITIONAL BRANCH	INS'	TRU	CTI	ON	CODE				BRANCH ADDRESS			
TO STEPS 0-255 (0000-00FF) TO STEPS 256-511 (0100-01FF)			0		1	0	0	0	Y Y Y Y Y Y Y Y Y Y Y Y Y Y			
RAM ADDRESS INSTRUCTIONS	INS	TRU	CTI	ON	CODE				RAM ADDRESS LOADED			
LOAD AUX (DATA BUFFER) LOAD AUX (WORK BUFFER)					1	1	0	0	x x x x x x x x x			
CONTROL INSTRUCTIONS	INSTRUCTION CODE								CONTROL OPERAND			
Control 1 Control 2					1		0	0	2			

TABLE 2

EXPLANATION OF LETTER DESIGNATIONS FOR INSTRUCTION SET BITS

- I/D = Increment/decrement of RAM Address
 - 00 = Result to original RAM address; no increment
 or decrement
 - 01 = Result to original RAM address then
 increment (+1)
 - 10 = Result to original RAM address then
 decrement (-1)
 - 11 = Result to selected register(B) and increment
 RAM address

REG. = Selected register

 $I = Immediate Operand (R_0 - R_7 Mask)$

00 = A register

01 = K register

M = Mask; a unique configuration of binary bits.

10 = Status Reg. 0

11 = Status Reg. 1

Y = Branch Address

- S = High order or Low order 4-bits for MASK Branch Instruction.
 - 0 = Low order (Bits 0 3)
 - l = High order (Bits 4 7)
- X = New R. A. M. Address for LOAD Aux
- Z = Control Operand

Control 1 (ECZZ₁₆):

- ECO1 Turn on Read Gate; RDG (CNTRL1 AND R_O)
- ECO2 Turn on Write Gate; WTG (CNTRL1 AND $\rm R_1$)
- ECO4 Turn on Busy Signal; BSY (CNTRL1 AND R₂)
- EC08 Not used (CNTRL1 AND R_3)
- EC10 Head Direction Select; HD DIR (CNTRL1 AND R_{λ})
- EC20 PRC (CNTRL1 AND R_5)
- EC40 Head Step; HD ST (CNTRL1 AND R_6)
- EC80 Head Load; HD LD (CNTRL1 AND R₇)

Control 2 (FCZZ₁₆)

FCO1 - Select Drive #3 - (CNTRL2 AND R_0)

FCO2 - Select Drive #2 - (CNTRL2 AND R₁)

FCO4 - Select Drive #1 - (CNTRL2 AND R_2)

FCO8 - Clear File Inop.; FIR - (CNTRL2 AND R_3)

FC10 - Strobe to 2200 - (CNTRL2 AND R_4)

FC20 - 10 ms. Delay - (CNTRL2 AND R_5)

FC40 - Not used - (CNTRL2 AND R_6)

FC80 - Not used - (CNTRL2 AND R₇)

TABLE 3 EXPANDED BREAKDOWN OF MICROPROCESSOR OPERATION CODES

B To M

1.	A	K	St0	Stl	
	1000	1100	1200	1300	No RAM I/D
	1400	1500	1600	1700	AD + 1
	1800	1900	1A00	1800	AD - 1

M To B

2.	Α	K	St0	St1	
	2000	2100	2200	2300	No RAM I/D
	2400	2500	2600	2700	AD + 1
	2800	2900	2A00	2B00	AD - 1

Add Without Carry (RAM)

3.	A	K	StO	St1	
	3000	3100	3200	3300	No RAM I/D
	3400	3500	3600	3700	AD + 1
	3800	3900	3A00	3B00	AD - 1
	3C00	3D00	3E00	3F00	AD + 1 Result to B

OR (RAM)

4.	A	K	StO	Stl	
	4000	4100	4200	4300	No RAM I/D
	4400	4500	4600	4700	AD + 1
	4800	4900	4A00	4B00	AD - 1
	4C00	4D00	4E00	4F00	AD + 1 Result to B
			Exclusiv	ve OR (RAI	M)
5.	A	K	St0	St1	
	5000	5100	5200	5300	No RAM I/D
	5400	5500	5600	5700	AD + 1
	5800	5900	5A00	5B00	AD - 1
	5C00	5D00	5E00	5F00	AD + 1 Result to B
			Add With	Carry (R	AM)
6.	A	K	St0	St1	
	6000	6100	6200	6300	No RAM I/D
	6400	6500	6600	6700	AD + 1
	6800	6900	6A00	6B00	AD - 1
	6C00	6D00	6E00	6 F 00	AD + 1 Result to B
			AN	D (RAM)	
7.	A	· K	St0	St1	
	7000	7100	7200	7300	No RAM I/D
	7400	7500	7600	7700	AD + 1
	7800	7900	7A00	7B00	AD - 1
	7C00	7D00	7E00	7F00	AD + 1 Result to B
8.		OR Imm	ediate		
J.	C8II	C9II	CAII	CBII	

9. Exclusive OR Immediate

D8II D9II DAII DBII

10. Add With Carry Immediate

E8II E9II EAII EBII

11. AND Immediate

;

F8II F9II FAII FBII

Branch Commands

- 12. Α K St0 St1 80MY 81MY 82MY 83MY = Mask L = Mask H **'84MY** 85MY 86MY 87MY 92MY # Mask L 90MY 91MY 93MY ≠ Mask H Can only branch 95MY 96MY 97MY **94MY** A1MY A2MY A3MY True L within a +15 step **AOMY** A4MY A5MY A6MY A7MY True H area. B2MY B3MY False L **BOMY** BLMY False H B5MY B6MY B7MY **B4MY** = 0Can branch within CEYY **CFYY** CCYY **CDYY #** 0 a +255 step area. DCYY **DDYY** DEYY DFYY
- 13. Unconditional Branch = 88YY steps 0 255 in microprogram
 89YY steps 256-511 in microprogram
- 14. Load Auxiliary = 8CXX RAM 0 255 (DATA BUFFER) 8DXX - RAM 256-511 (WORK BUFFER)
- 15. Control 1 = ECZZ (See Table 2)
 Control 2 = FCZZ (See Table 2)

2.2.3.2 Instruction Set Examples

1) Register Instructions

The following two examples are typical of Register Instruction decoding:

EXAMPLE: 10XX₁₆ (B to M)

Binary Value

		HE	X 1			HE	к о			n	/a			n	/a	
:	0	0	0	1	0	0	0	0	X	X	Х	X	X	X	Х	X
	R ₁₅	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	R ₉	R ₈	R ₇	R ₆	R ₅	R ₄	R ₃	R ₂	R ₁	R _O

Where: 0 = low (+0V)

1 = high (+5V)

X = don't care

In the above register instruction, $R_{15}-R_{12}$ identify a Register-to-Memory command (sometimes referred to as B-to-M, in notation form). ROM bits R_{11} and R_{10} indicate that RAM address will not be incremented and that the contents of the A register (designated by ROM bits $R_{9,8}=00_2$) will be stored at the current RAM location. ROM bits R_7-R_0 are not used in register instructions. The above information can be verified by using Tables 1 and 2. However, by referring to Table 3, the $10XX_{16}$ code is immediately recognized as a B to M with the A register and no RAM increment or decrement.

EXAMPLE: 65XX₁₆ (Add with Carry)

Binary Value

	HE	X 6			HE	X 5			n	/a			n	/a	
0	1	1	0	0	1	0	1	Х	X	X	X	Х	Х	Х	Х
R ₁₅	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	R ₉	R ₈	R ₇	R ₆	R ₅	R ₄	R ₃	R ₂	^R 1	$^{R}_{0}$

For this instruction, $R_{15} - R_{12}$ designate that a Binary Add with Carry will be performed between the 8 bits at the current RAM location, and the 8-bit contents of the register designated by ROM bits R_9 , R_8 . In this case, R_9 and $R_8 = 01_2$, designating

the 8-bit K register. The Binary Add with Carry is performed, and R_{11} and R_{10} indicate that the result is stored at the current RAM location and then the RAM address is incremented. Referring to Table 3, the 65XX code is decoded as an Add with Carry instruction involving the K register and incrementing the RAM address.

Generally speaking, a Register instruction is an operation performed between an eight bit register (A, K, ST_0, ST_1) designated by R_9 , R_8 and the eight bits stored at the current RAM address.

2) Immediate Instructions

The following example is typical of Immediate Instruction decoding:

EXAMPLE: F8AA₁₆ (AND Immediate)

		HEX	K F			НЕХ	٤ 3			HE	X A			HE	X A	
Binary Value	1	1	1	1	1	0	0	0	1	0	1	0	1	0	1	0
	R ₁₅	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	R ₉	R ₈	R ₇	R ₆	R ₅	R ₄	R ₃	R ₂	R ₁	R _O

All Immediate Instructions are performed using the 8 bits contained in a register (A, K, ST_0 , ST_1) designated by R_9 and R_8 , and the 8-bit mask presented in R_7 - R_0 . The results of Immediate Instructions are transferred back to the designated register (A, K, ST_0 , ST_1).

For the example Immediate Instruction F8AA, ROM bits $R_{15} - R_{10}$ designate an AND IMMEDIATE operation. The result of this AND IMMEDIATE is stored back into designated register A $(R_9, R_8 = 00_2)$. This can be verified by using Table 3.

The 8-bit mask present in bits $R_7 - R_0$ (10101010) are the bits that are ANDed in the ALU with the present contents of RAM.

As an example, if the RAM contains a bit configuration of 11110000 and this AND Immediate is executed, the final result in the A register would be a bit configuration of 10100000 (10101010 ANDed with 11110000 = 10100000).

3) Branch Instructions

The various Branch instructions are explained individually:

First, there are eight 4-bit Branch instructions; they cause a branch from 0 to \pm 15 steps from the current microprogram step if a specified condition is met. These eight 4-bit instructions belong to the *conditional* category of Branch instructions.


3

Four ROM bits $(R_3 - R_0)$ determine the Branch address; therefore, there are 16 (2^4) unique combinations of those binary bits possible. Thus (for example) if the current ROM address is 0000_{16} , and the Branch address specified by $R_3 - R_0$ is 1111_2 , a jump of +15 steps is performed, branching the microprogram to ROM address $000F_{16}$. Conversely, if the current ROM address is $000F_{16}$, and the Branch address specified by $R_3 - R_0$ is 0000_2 , a jump of -15 steps is performed, branching the microprogram to ROM address 0000_{16} . These 4-bit conditional branch instructions compare the contents of a register designated by R_9 and R_8 to a mask presented by bits $R_7 - R_4$. If the conditions of the branch are met, branch to a step (ROM address) designated by $R_3 - R_0$ is made. If the conditions of the branch are not met, the microprogram continues sequentially to the next step in that routine.

Since these instructions can only compare four bits of a register specified by R_9 and R_8 with the four mask bits (R_7-R_4) , either the four high order bits or the four low order bits of the designated register is specified by ROM bit R_{10} . If R_{10} = high, or logical "one", compare bits 7-4 of the designated register with mask bits R_7 - R_4 ; if R_{10} = low, or logical "zero", compare bits 3-0 of the designated register with mask bits R_7 - R_4 .

The following examples are typical of each four bit conditional branch instruction.

EXAMPLE: $805A_{16}$ (Br A = ML)



This instruction causes a branch by changing the current set up of $IC_7 - IC_0$. Actually, the only bits of ROM address that change from the current address are IC_{0-3} . This ROM address modification takes place only if the *low* order bits of the A register $(A_3 - A_0)$ are identical to the mask presented in $R_7 - R_4$. With the A register in the state indicated above, the condition sought is met and a branch is performed.

If the current ROM step (address) was:

The new address would be:

Since the new address = 010_{10} (= A_{16}) And the previous address = 07_{10} (= 7_{16})

Subtract -

Branch to address 0A (a jump of +3) occurs when specified conditions are met.

The above example microinstruction, 805A, is a typical "Branch if A = Mask Low" conditional branch in the microprocessor.


EXAMPLE: 8426_{16} (Br. A = MH)

MASK **BRANCH** HEX 4 HEX 2 HEX 8 HEX 6 Binary Value 0 0 0 1 1 1 0 COMPARE x = irrelevant Contents of A register: X X X X value

This instruction causes a branch to the ROM address designated by $R_3 - R_0$ if the *high* order bits of the A register $(A_7 - A_4)$ are equal to the mask presented in $R_7 - R_4$. Again, the specified condition is met and the branch is performed. The ROM address is changed in the same manner as the previous $805A_{16}$ example.

The example microinstruction 8426 is a typical 'Branch if = Mask High' conditional branch in the microprocessor.

EXAMPLE: $AOCF_{16}$ (Br A = TL)



This instruction causes a branch only if the configuration of TRUE (ON; logic '1') bits presented in the $\rm R_7$ - $\rm R_4$ mask match the configuration of TRUE (ON; logic '1'; high) bits contained in the four low order bits (3-0) of a register designated by ROM bits $\rm R_8$ and $\rm R_9$. ROM bits $\rm R_{15}$ - $\rm R_{11}$ designate Branch if True; bit $\rm R_{10}$ (=0) designates four low order bits of the register selected by $\rm R_8$ and $\rm R_9$, which in this case is the A register.

Generally speaking, this is called a Branch if True Low (Branch if A register low order TRUE bits match $R_7 - R_4$ TRUE bits). If any one of the TRUE mask bits $R_7 - R_4$ do not match up to a corresponding true bit in $A_3 - A_0$, no branch occurs.

ROM address is modified for branch in the same manner as the previous $805A_{16}$ example.

Since only TRUE mask bits are being compared, any other TRUE bits in the selected register not corresponding to TRUE bits in the mask are ignored.

If "Branch IF True High" is the instruction, the four high order bits of the A register would be used to compare with the TRUE mask bits presented in R_7 - R_4 .

EXAMPLE: $B03F_{16}$ (A = FL)

-									1	MASK			BRANCH			
		HE	ХВ		HEX O					HE	х 3		HEX F			
	1	0	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	R ₁₅	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	R ₉	R ₈	R ₇	R ₆	R ₅	R ₄	R ₃	R ₂	R ₁	R ₀
Contents	of A	A Reg	giste	er: [х	Х	х	х	0	<i>I</i>	х	х]	X =	irre	levan
					A ₇	^A 6	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀			val	ue

This instruction causes a branch if the configuration of false (low; 0) bits presented in the R_7 - R_4 FALSE mask bits (bits R_7 and R_6 in this case) match up to corresponding low order FALSE bits in the A register (A₃ and A₂ in this case).

A "Branch IF False High" instruction follows the same format as the above example. The only difference being that the FALSE high order bits of the selected register (the A register in this example) would be compared.

The two remaining conditional branch instructions have the capability to branch 0 to \pm 255 steps from the current step in the microprogram. This is achieved by changing IC $_7$ - IC $_0$. Unlike the 4 bit conditional branch instructions which actually can modify only the four low order ROM address bits (IC $_3$ - IC $_0$), all 8 ROM address bits can be changed to the address contained in bits R $_7$ - R $_0$. These instructions cause a branch only if all eight bits of the register designated by R $_9$ and R $_8$ are either =0 or $\neq 0$.

These two instructions are as follows:

BRANCH IF REGISTER =0: 1 1 0 0 1 B B Y Y Y Y Y Y Y Y BRANCH IF REGISTER $\neq 0$: 1 1 0 1 1 B B Y Y Y Y Y Y Y Y Where B = selected register

EXAMPLE: DD2C₁₆ (Branch IF Reg \neq 0)

	HE	K D			HE	X D			Н	EX 2		нех с				
1	1	0	1	1	1	0	1	0	0	1	0	1	1	0	0	
R ₁₅	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	R ₉	R ₈	R ₇	R ₆	R ₅	R ₄	R ₃	R ₂	R ₁	R _O	

The example causes a branch from the current step, to step 002C or 012C, (depending on whether the current step lies within steps 0000 - 00FF or within 0100 - 01FF) if register K ('B' = 01) is any value other than zero.

The last Branch Instruction category is the *Unconditional* Branch. These instructions cause a direct branch to any step in the microprogram, subject to no conditions.

These two instructions are as follows:

UNCONDITIONAL BRANCH 88YY

(to 0000 thru 00FF) 1 0 0 0 1 0 0 0 Y Y Y Y Y Y Y Y

UNCONDITIONAL BRANCH 89YY

(to 0100 thru 01FF) 1 0 0 0 1 0 0 1 Y Y Y Y Y Y Y Y

EXAMPLE: 89 C5₁₆ (UB)

	HEX	K 8			HE	K 9		HEX C HEX					EX 5	5	
1	0	0	0	1	0	0	1	1	1	0	0	0	1	0	1
R ₁₅	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	R ₉	R ₈	R ₇	R ₆	R ₅	R ₄	R ₃	R ₂	R ₁	R _O

This example causes a direct branch to step 01C5 in the microprogram without meeting any logic conditions.

4) Ram Address Instructions

Load auxiliary instructions unconditionally preset a RAM address specified by $R_7 - R_0$ (AD₇ - AD₀), using R_8 (AD₈) as a chip enable.

The LOAD AUXILIARY instructions are as follows:

LOAD AUXILIARY 8CXX

(DATA BUFFER): 1 0 0 0 1 1 0 0 X X X X X X X X

LOAD AUXILIARY 8DXX

(WORK BUFFER): 1 0 0 0 1 1 0 1 X X X X X X X X

Where X = new RAM address bits.

EXAMPLE: 8D20₁₆ (Load Auxiliary; Work Buffer)

HEX 8					HE	K D		HEX 2 HEX					EX 0	0	
1	0	0	0	1	1	0	1	0	0	1	0	0	0	0	0
R ₁₅	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	R ₉	R ₈	R ₇	R ₆	R ₅	R ₄	R ₃	R ₂	R ₁	R _O

This example presets RAM address to 20_{16} ; bit $R_8 = 1$ selects the Work Buffer RAM integrated circuits. Location 20 in the Work Buffer is the location for storage of the track header byte read from each disk sector. $8CXX_{16}$ presets to any location within the R/W Data Buffer in RAM.

5) Control Instructions

Control instructions are used to perform operations external to the microprocessor, such as sending a strobe to the 2200 CPU, or loading a R/W head in a Shugart disk drive.

The Control instructions are as follows:

EXAMPLE: FC10 (Control 2)

	HE	K F			HE	X C		HEX 1 HEX					EX 0	0	
1	1	1	1	1	1	0	0	0	0	0	1	0	0	0	0
R ₁₅	R ₁₄	R ₁₃	R ₁₂	R ₁₁	R ₁₀	R ₉	R ₈	R ₇	R ₆	R ₅	R ₄	R ₃	R ₂	R ₁	R _O

This instruction causes one strobe and one byte of data input to be sent to the CPU, as specified by the Control Operand $10_{16}^{\, \circ}$

2.2.3.3 Typical Microprogram

The following microprogram is the prime routine for the WCS microprocessor. The prime routine consisting of 27 steps is initiated whenever the disk unit is turned on, the RESET key on the 2200 is depressed or the format button is depressed. Refer to text at end of program for a more detailed explanation of some of the actions that occur in the program.

SAMPLE MICROPROGRAM: WCS PRIME ROUTINE

STEP (IN HEX)	HEX CODE	INSTRUCTION	COMMENT
0000	FC04	CNTRL 2/04	Select Disk #1
0001	F800	A AND IMM	Clear A Register (Immediate Operand = 0's).
0002	8D00	Load Auxiliary	Select RAM address
0003	1400	A to M(+1)	Take zeroes in A register and transfer to current RAM location then increment (+1) to next RAM address. This clears locations 00-FF of the Work Register.

0004	A223	BOTL	(Branch to 0003 IF STO-2 (AD ₈) is ON). This causes a loop which increments and clears each RAM location in the work buffer (256-511) per step 0003 comments.
0005	1400	A to M(+1)	Same as step 0003 except clear data buffer (RAM locations 0-255). Note that when RAM address =111111111, adding (incrementing) RAM address brings the clear operation to RAM location 000000000 (MSB carry not used)
0006	B2D5	BOFL	(Branch to step 0005 IF ST0-2 (AD ₈) is OFF). This causes a loop similar to steps 0003 and 0004. Per comments for step 0005 the RAM data buffer is cleared.
0007	C803	A OR IMM	Immediate Operand = HEX 03; therefore, HEX 03 is transferred to the A register.
0008	8DE8	LOAD AUXILIARY	RAM address is preset to location E8 ₁₆ (or 488 ₁₀) which is the lst HEX 03 byte for disk sector format.
0009	1000	A to M(N)	Transfer HEX 03 to current RAM location (Work Buffer, step 488 ₁₀). No change (N) in RAM address.

000A	8DFF	LOAD AUXILIARY	RAM address is preset to location FF ₁₆ (or 511 ₁₀)
			which is the HEX 03 byte
			for disk sector Write
			operations; this is also
			the second HEX 03 in sector
			format.
000В	1000	A to M(N)	HEX 03 (per comments for
			step 000A) transferred to
			RAM work buffer location 51110.
			10
000C	A74E	BlTH	Branch to step 000E IF bit 7
			(carry) is ON, indicating that
			Format Button has been depressed.
000D	88C8	U.B.	Assuming FORMAT has not been
			initiated, unconditionally
			branch to step 00C8 to continue
			PRIME routine.
00C8	FB00	ST1 AND IMM	Immediate Operand -00
0000	T BOO	SII AND I'M	Immediate Operand =00 ₁₆ to clear carry.
			to clear carry.
00C9	EC00	CNTRL1	Clear Busy indicator to CPU.
00CA	FC00	CNTRL2	Clear Disk Select.
00СВ	8C00	LOAD AUXILIARY	R/W data buffer.
00CC	F800	A AND IMM	Clear A register.
00CD	8D30	LOAD AUXILIARY	Location of Error Count.
00CE	1400	A to M(+1)	Clear Error Count.
00 CF	1400	A to M(+1)	Clear Status.

00D0	1400	A to M(+1)	Clear Format Retry Count.
00D1	1400	A to M(+1)	Clear loc. 33 ₁₆ in work buffer.
00D2	1400	A to M(+1)	Clear spare loc. in work buffer.
00D3	8DOF	LOAD AUXILIARY	Location of 🐠 byte to be sent to CPU.
00D4	A624	вотн	Branch to step 00D4 IF bit 6 of ST_0 is ON. (Look for 2200 strobe).

The comments provide a basic explanation of what the instruction does, however the reasons are not always evident. This paragraph helps explain the reasons behind the steps executed in a prime routine.

STEP	REASON
0000	Disk #1 is always selected. It is assumed that disk #1 will be used.
0001	Clears the A register. A clearing process has now begun to set all pertinent registers to zero.
0002	Selects location 00 of the RAM's work buffer area. The next instruction will start a routine that will clear the 256 locations in the RAM.
0003	Takes the zeroes from the A register and transfers them to location 00 of the RAM then increments RAM address.
0004	Branch Ø = TL. Branch to step 0003 if STO-2 is on (AD8). The 23 of the code A223 indicates a mask of 2 and a branch to 3. The AD8 is always turned on by a Load Aux. command and this was done in step 0002. L99-3 turns on AD8 during a Load Aux. to the work buffer. This branch command causes a loop between steps 3 and 4 to clear the 256

locations per step 3 comment.

0005	Same as step 0003 except clear data buffer (RAM locations 0-255). Note that when RAM address = 111111111, adding (incrementing) RAM address brings the clear operation to RAM location 000000000 (MSB carry not used).
0006	(Branch to step 0005 IF bit 2 of ST_0 (AD ₈) is OFF). This causes a loop similar to steps 0003 and 0004. Per comments for step 0005 the RAM data buffer is cleared.
0007	The value HEX 03 is transferred to the empty A register by an OR Immediate. (The 03 is used when formatting a disk; this code is written in every sector as an aid in locating data on a write and read.)
0008	The RAM address is preset to location 8DE8 (488) which is the first HEX 03 byte for disk sector format.
0009	Transfers the 03 to the present RAM location without increment or decrement.
000A	The RAM address is preset to location 8DFF (511) which is the 03 byte for disk write; this is also the second 03 in sector format.
000В	Same as step 0009 but location 8DFF (511).
000C	Branch to step 000E if bit 7 of ST1 register is on (the carry bit). The carry bit has several uses, one of which is being a flag to indicate that the format button was depressed. If the carry bit is on, the program branches to step 0190 to continue the format routine, otherwise continue.
000Д	Assuming format has not been initiated, unconditionally branch to step 00C8 to continue prime routine.

When the microprogram was first written, steps C8 and C9
contained the operations that steps D3 and D4 now contain;
however, due to necessary modifications in the microprogram,
codes were added to steps C8 through D2 for use in another
routine. Consequently, the unconditional branch to C8
from OD was never changed to read "branch to D3." Therefore
steps C8 through D2 are executed during a prime routine but
are not necessary.

OOD3 This Load Aux. presets the RAM address to location 8D0F preparing to receive a strobe from the 2200.

00D4 Branch to step 00D4 (branch on itself) until the 2200 strobe bit is sensed by STO-6.

2.2.4 MODEL 2270 MICROPROGRAM

This section contains the complete Model 2270 microprogram with flow charts. To aid in following the Format, Write and Read routines, these routines are listed in abbreviated form below.

FORMAT - WITH HEAD UNLOADED

- 1) Prime routine 0000-000C.
- 2) Format 000E.
- 3) 100 ms delay 0190-0198.
- 4) Select disk #1 000F-0010.
- 5) Load head with 50 ms delay 0017-001D.
- 6) Clear file inop. 0011-0012.
- 7) Br. to 0015 if no error 0012.
- 8) Br. to 001F if carry on 0015.
- 9) Move head to track 0 001F-0025.
- 10) Find requested sector 0027-0031.
- 11) Write format 0033-0041.
- 12) Checking and incrementing sectors 0043-004A.

- 13) When sector 15 is formatted, increment track #0046.
- 14) Checking and incrementing tracks 004D-0057.
- 15) When entire disk is formatted branch to 0058 from 0032.
- 16) Read header bytes and store in RAM 0058-0070.
- 17) Read routine for format 0075-0088.
- 18) Check CRC 0089-008D.
- 19) Check sector count for format read 008F-0096.
- 20) Check track count and step head 0097-00A2.
- 21) When finished reading format, branch to 0000 from 009E.
- 22) Prime routine 0000-000C.
- 23) No format 000D.
- 24) Prime continued 00C8-00D4.

WRITE-WITH HEAD UNLOADED AND OVER TRACK ZERO

- 1) Prime 0000-000C.
- 2) No format 000D.
- 3) Prime continued 00C8-00D4.
- 4) Three initial address bytes from CPU 00D4-00DE.
- 5) Check for illegal address OODF-OOE6.
- 6) Track and sector conversion 00EA-0107.
- 7) Select desired disk from conversion 0108-0110.
- 8) Clear file inop. 0010.
- 9) Load head, 50 ms delay 0017-001E.
- 10) Clear file inop. 0011-0012.
- 11) Load head, 50 ms delay 0015-0016.
- 12) Load head and select appropriate track address 0111-011D.
- 13) Step head to desired track 0125-013B.
- 14) Head moved previously? Possible retry 013C-0140.
- 15) Answer last address byte 0143-0147.
- 16) Data from CPU (write) 014C-0154.
- 17) Accept LRC byte from CPU 0155-0158.
- 18) Find requested hardware sector 0028-0032.
- 19) Read header bytes and store in RAM 0058-0063.

- 20) Compare header bytes with requested address 0064-0074.
- 21) Write routine 017B-018D.
- 22) First and last (error) strobe to CPU 00C4-00C7.
- 23) Prime continued preparing for first strobe of any operation 00C8-00D4.

READ-WITH HEAD LOADED AND NOT ON TRACK ZERO

- 1) Prime 0000-000C.
- 2) No format 000D.
- 3) Prime continued 00C8-00D3.
- 4) Three initial address bytes from CPU 00D4-00DE.
- 5) Check for illegal address OODF-OOE9.
- 6) Track and sector conversion OOEA-001F.
- 7) Select desired disk from conversion 0108-0110.
- 8) Clear file inop. 0010-0012.
- 9) Load head, 50 ms delay 0015-0016.
- 10) Load head and select appropriate track address 0111-0120.
- 11) Move head to track zero 0021-0026.
- 12) Step head to desired track 0126-0135.
- 13) Head moved previously? Possible retry 013C-0140.
- 14) Answer last address byte 0143-014B.
- 15) Accept LRC byte from CPU 0157-0158.
- 16) Find requested sector 0028-0032.
- 17) Read header bytes and store in RAM 0058-0063.
- 18) Compare header bytes with requested address 0064-0073.
- 19) Read routine 0075-0088.
- 20) Check CRC 0089-008E.
- 21) RAM location OF contains a 00 byte? 0159-0163.
- 22) Send data and LRC on read 0164-016D.
- 23) Prime continued preparing for first strobe on any operation 00C8-00D4.

MODEL: 2270 MICROPROGRAM

BOARD: 6718 or 7018

PROMS: L111 378-0452R1

L113 378-0453R1 L112 378-0454R1 L114 378-0455R1

REMARKS: 1. L113 contains the low order bits of steps 0000-00FF.

2. L111 contains the high order bits of steps 0000-00FF.

3. L114 contains the low order bits of steps 0100-01FF.

4. L112 contains the high order bits of steps 0100-01FF.

	STEP	MICROCODE	INSTRUCTION	COMMENT
	0000	FC04	CNTRL-2	Sel. Disk 1
	0001	F800	A and IM	Clr A Reg
	0002	8D00	LA	M to 256
	0003	1400	A to M(+1)	Clr 256 - 511
щ	0004	A223	BOTL	Br AD8 ON
PR IME	0005	1400	A to M(+1)	Clr 0 - 255
8	0006	B2D5	BOFL	Br AD8 OFF
	0007	C803	A or IM	03 to A Reg.
	8000	8DE8	LA	M to 488
	0009	1000	A to M(N)	03 to 488
	A000	8DFF	LA	M to 511
	000B	1000	A to M(N)	2nd 03 to 511
	000C	A74E	BITH	Br Carry On
NO FMT	000D	88C8	UB	Br to Beg.
FMT	000E	8990	UB	Br 100ms Delay
	000F	FC04	CNTRL-2	Sel. Disk l
~	0010	B777	BIFH	Br Hd. Unloaded
FILE INOP CLEAR	0011	EC80	CNTRL-1	Head Load
ENS	0012	FC0B	CNTRL-2	Clear File, Sel. 2 & 3
	0013	A285	BOTL	Br STO Bit 4 On (FIO)
	0014	899B	UB	Br to Fmt Retry
	0015	A74F	BITH	Br Carry On
프	0016	8911	UB	Br to R/W
Ę	0017	EC80	CNTRL-1	Load Head
Z A	0018	F900	K and IM	Clr K Reg.
EAL	0019	FC23	CNTRL-2	Start 10 ms
LOAD HEAD WITH 50 MS DELAY	001A	A24A	BOTL	Br 10 ms On
ρĔ	001B	E901	K add IM	Add 1 to K Reg
70.00	001C	9159	BR K ≠ ML	BR ≠ 50 ms
ری ســ	001D	A741	BITH	Br Carry On
	001E	8811	UB	Br to R/W

	001F	FC23	CNTRL-2	Start 10 ms
_ 0	0020	A240	BOTL	Br 10 ms On
各보	0021	B7D5	BIFH	BR = Track 0
ESE SEE	0022	EC90	CNTRL-1	Set Dir.
MOVE HEAD TO TRACK (0023	ECD0	CNTRL-1	Step→Track O
<u> </u>	0024	881F	UB	Br to Zero Hd
ΣH	0025	A747	BITH	Br Carry On
	0026	8926	UB	Br to R/W
	0027	C980	K or IM	*
	0028	8D50	LA	Sctr Count Loc.
~	0029	A719	BITH	BR SM ON
FIND REQUESTED HARDWARE SECTOR	002A	B7EA	BIFH	BR SM OFF
ST.	002B	1300	STI to M(N)	Sect. Loc. To M
필공	002C	2000	M To A(N)	Sect. Loc. to A
쯦띺	002D	F80F	A and Im	Mask High Order
조돛	002E	8DEA	LA	Sect. Requested
용호	002F	5C00	$A \oplus M(+1)$	XOR SECTOR
Ξ¥	0030	DC28	BR $A \neq 0$	Br ≠ SECTOR
	0031	A743	BITH	Br Carry On
	0032	8858	UB	Br To R/W
	0033	B572	BKFH	BR To RD Format
	0034	8DD4	LA	WT FMT
	0035	ECA6	CNTRL-1	WTG ON
	0036	ECA6	CNTRL-1	PRC
ш	0037	F900	K and IM	Clr K Reg
WRITE	0038	E901	K add IM	Add 1 to K
뚲	0039	DD38	BR K ≠ O	BR ≠ 819.2us
<u> </u>	003A	ECA6	CNTRL-1	PRC
FORMAT	003B	A22B	BOTL	BR ADS ON
25	003C	B2DC	BOFL	BR ADS OFF
Œ	003D	E901	K add IM	Add 1 to K
	003E	B5DD	BKFH	BR ≠ 103.4us
	003F	F900	K and IM	Clr K
	0040	ECA4	CNTRL-1	Stop Write
	0041	A283	BOTL	Br No Error
• 5	0042	880F	UB	Br to Retry
	0043	8DEA	LA	Sec Loc.
Z .	0044	2000	M to A(N)	Sec Loc. to A
XX C	0045	D80F	A (H) IM	333 2331 33 33
CHECKING IENT ING S RITE)	0046	800D	BR A = ML	BR = SCTR 15
2 m X m	0047	2000	M to A(N)	Sector to A Reg
လည်းခဲ့	0048	E801	A add IM	Add 1 to SECTOR
KEEPS CHECKIN INCREMENTING SECTORS (FMT WRITE)	0049	1000	A to M(N)	Next Sector to M
マロのじ	004A	8827	UB	B Wrt Next Sec.
	004B	0000	NOOP	Not Used
	004C	0000	NOOP	Not Used
	004D	1800	A to M(-1)	Sector 0 to M
92	004E	2000	M to A(N)	Cyl add to A
2 Z	004E	E801	A add IM	Cyl add +1
CHECKING ERS AND HEAD DURING WRITE	0050	A446	BATH	Br Cy1 = 64
KEEPS CHECK CYLINDERS A STEPS HEAD FORMAT WRIT	0051	1000	A to M(N)	Next Cyl to M
#SE #	0052	ECC4	CNTRL-1	Step→76
	0053	FC23	CNTRL-2	Start 10 ms
KEEPS CYL IND STEPS FORMAT	0054	A244	BOTL	Br 10 ms On
	0055	8827	UB	B Wrt Next Sctr.
木 つ 火 頂	0056	90D1	BR A ≠ ML	Br Cyl ≠ 77
	0057	8828	UB UB	Br Rd. Next Sctr.
	WJ1	0020	OD O	DI MG. MEAL DELL.

^{*}Set 80 bit to indicate write

				03-0026-1
	0058	8D20	LA	Cyl. Byte Loc.
BYTES I RAM	0059	F900	K and IM	Clr K Reg.
YTE: RAM	005A	E901	K add IM	Add 1 to K
	005B	956A	Br K ≠ MH	Br # 307.2us
ER	005C	EC95	CNTRL-1	RDG On
HEADE STORE	005D	ECB5	CNTRL-1	PRC On
무유	005E	A21E	BOTL	BR WR = 1
	005F	1400	A to M(+1)	Cyl. Byte to M
REA! AND	0060	B2EO	BOFL	BR WR = 0
∝ ∢	0061	1400	A to M(+1)	Sec. Byte to M
	0062	ECB5	CNTRL-1	PRC
	0063	8D20	LA	Cyl. Byte
	0064	2100	M to K(N)	Cyl. Loc. to K
	0065	8DE9	LA	Track Address
10	0066	5D00	K ⊕ M(+1)	1 See footnote
Sis	0067	DDA3	BR K ≠ O	Track Error
BYTES Address	0068	2100	M to K(N)	Sec. to K Reg.
20	0069	8D21	LA	Sector Byte
	006A	5D00	K ⊕ M(+1)	2 See footnote
员员	006В	DDA8	BR K ≠ O	Sector Error
S.S.	006C	8D31	LA	Status Loc.
COMPARE HEADER WITH REQUESTED	006D	C980	K or IM	CRC Error
₩ ₩ ₩	006E	· 4900	K or M(-1)	CRC ER to M
A H	006F	F900	K and IM	Clr K
X E	0070	A745	BITH	Br Carry On
ე <u>₹</u>	0071	8D10	LA	lst Add Byte
	0072	2100	M to K(N)	lst byte to K
	0073	B5B5	BKFH	BR If Read
-	0074	897B	UB	Br to Write
	0074 0075	897B F900	UB Kand DM	Br to Write Clr K Reg.
	0074 0075 0076	897B F900 8C00	UB K and IM LA	Br to Write Clr K Reg. Data Buffer
	0074 0075 0076 0077	897B F900 8C00 E901	UB Kand IM LA Kadd IM	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg
ST)	0074 0075 0076 0077 0078	897B F900 8C00 E901 95B7	UB Kand IM LA Kadd IM K≠MH	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us
15T)	0074 0075 0076 0077 0078 0079	897B F900 8C00 E901 95B7 F900	UB Kand IM LA Kadd IM K≠MH Kand IM	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg
	0074 0075 0076 0077 0078 0079 007A	897B F900 8C00 E901 95B7 F900 ECA5	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC
	0074 0075 0076 0077 0078 0079 007A 007B	897B F900 8C00 E901 95B7 F900 ECA5 A21B	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC BR WR = 1
.UDES ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1)	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC BR WR = 1 Data to Mem
.UDES ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC BR WR = 1
.UDES ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM	Br to Write CIr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us CIr K Reg PRC BR WR = 1 Data to Mem Br Check AD8
- INCLUDES HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err
- INCLUDES HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On
- INCLUDES HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOTL BOTL BOTL BOTL	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0
- INCLUDES HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOTL A to M(+1)	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem.
- INCLUDES HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082 0083	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400 A225	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOTL A to M(+1) BOTL BOTL BOTL BOTL BOTL	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem. Br AD8 On
- INCLUDES HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082 0083 0084	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400 A225 887B	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOFL A to M(+1) BOTL BOTL UB BOTL BOTL BOTL BOTL UB BOTL	Br to Write CIr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us CIr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem. Br AD8 On Br Wait for WR
.UDES ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082 0083 0084 0085	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400 A225 887B A215	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOTL A to M(+1) UB BOTL BOTL BOTL UB BOTL	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem. Br AD8 On
- INCLUDES HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082 0083 0084 0085 0086	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400 A225 887B A215 1400	WB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOFL A to M(+1) BOTL A to M(+1) BOTL A to M(+1)	Br to Write CIr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us CIr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC)
- INCLUDES HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082 0083 0084 0085 0086 0087	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400 A225 887B A215 1400 B2E7	WB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOFL A to M(+1) BOTL A to M(+1) BOTL BOTL	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC)
- INCLUDES HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082 0083 0084 0085 0086 0087 0088	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400 A225 887B A215 1400 B2E7 EC90	UB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOFL A to M(+1) BOTL UB BOTL CNTRL-1	Br to Write Clr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us Clr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read
- INCLUDES HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082 0083 0084 0085 0086 0087 0088	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400 A225 887B A215 1400 B2E7 EC90 2401	WB K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOFL A to M(+1) BOTL UB BOTL CNTRL-1 CRC to A(+1)	Br to Write CIr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us CIr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read Ist CRC to A
READ ROUTINE - INCLUDES FORMAT (READ HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082 0083 0084 0085 0086 0087 0088	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400 A225 887B A215 1400 B2E7 EC90 2401 DCA3	K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOFL A to M(+1) BOTL UB CNTRL-1 CRC to A(+1) BR A ≠ 0	Br to Write CIr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us CIr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read 1st CRC to A BR If CRC Err
READ ROUTINE - INCLUDES FORMAT (READ HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082 0083 0084 0085 0086 0087 0088	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400 A225 887B A215 1400 B2E7 EC90 2401 DCA3 2001	K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOFL A to M(+1) BOTL UB CNTRL-1 CRC to A(+1) BR A ≠ 0 CRC to A	Br to Write CIr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us CIr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read 1st CRC to A BR If CRC Err 2nd CRC to A
- INCLUDES HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082 0083 0084 0085 0086 0087 0088 0088 0088	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400 A225 887B A215 1400 B2E7 EC90 2401 DCA3 2001 DCA3	K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOTL A to M(+1) BOTL CRC to A(+1) BR A ≠ 0 CRC to A BR A ≠ 0	Br to Write CIr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us CIr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read Ist CRC to A BR If CRC Err 2nd CRC to A BR If CRC Err
READ ROUTINE - INCLUDES FORMAT (READ HIGH ORDER	0074 0075 0076 0077 0078 0079 007A 007B 007C 007D 007E 007F 0080 0081 0082 0083 0084 0085 0086 0087 0088	897B F900 8C00 E901 95B7 F900 ECA5 A21B 1400 8880 C904 88C4 A225 B2E1 1400 A225 887B A215 1400 B2E7 EC90 2401 DCA3 2001	K and IM LA K add IM K ≠ MH K and IM CNTRL-1 BOTL A to M(+1) UB K or IM UB BOTL BOFL A to M(+1) BOTL UB CNTRL-1 CRC to A(+1) BR A ≠ 0 CRC to A	Br to Write CIr K Reg. Data Buffer Add 1 to K Reg Br ≠ 563.2us CIr K Reg PRC BR WR = 1 Data to Mem Br Check AD8 Br Send CRC Err Br AD8 On BR WR = 0 Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read 1st CRC to A BR If CRC Err 2nd CRC to A

Requested track with track read
 Requested sector with sector read

CHECKS SEC- TOR COUNT FMT READ	008F 0090 0091 0092 0093 0094 0095	8DEA 2000 D80F 8007 2000 E801 1000 8828	LA M to A(N) A ① IM BR A = ML M to A(N) A add IM A to M(N) UB	Sector Loc. Sector to A BR = Sector 15 Sector to A Add 1 to Sect Next Sctr to M Look Next Sctr
KEEPS CHECKING CYLINDERS AND STEPS HEAD DURING FORMAT READ	0097 0098 0099 009A 009B 009C 009D 009E 009F 00AO 00A1 00A2	1800 2000 E8FF 1000 D8FF DC9F FB00 8800 ECD4 FC23 A241 8828	A to M(-1) M to A(N) A add IM A to M(N) A ⊕ IM BR A ≠ 0 STI and IM UB CNTRL-1 CNTRL-2 BOTL UB CNTRL-1	Cyl to A Reg. A Reg - 1 Next Cyl to M Br to Step HD Clr Carry Br to Stop Fmt Step Head ST 10 ms Br 10 ms On Look Next Sctr
ERROR ROUTINE	00A4 00A5 00A6 00A7 00A8 00A9 00AA 00AB 00AC 00AD 00AE 00AF 00B0 00B1 00B2 00B3 00B4 00B5 00B6 00B7 00B8 00B9 00BA 00BB 00BB	8D31 2000 C808 1000 EC84 F900 8D30 2000 E801 1400 0000 0000 A082 8828 B7B4 899D 2000 F900 B478 887E A08B C902 88C4 A419 C810 1000 8D10 2000 C820	LA M to A(N) A or IM A to M(N) CNTRL-1 K and IM LA M to A(N) A add IM A to M(+1) NOOP NOOP BATL UB BIFH UB M to A(N) K and IM BAFH UB BATL K or IM UB BATH A or IM A to M(N) LA M to A(N) A or IM	Status Loc. Status Loc. To A Trk Error Bit Trk Error To M Stop Read Clr K Reg Err Count Err Count To A Add 1 to Count Err Count To M Not Used Not Used Br 8 Errors Br Reread Sctr Br Carry Off BR FMT Retry Status to A Clr K Reg. Br Fmt Byte Err CRC Er to 2200 Br Trk Err 02 to K Sect. Err to 2200 Br if HD Moved HD Moved Stat+M 1st Addr. Byte 1st Byte to A
FIRST AND LAST STROBE TO CPU	00C1 00C2 00C3 00C4 00C5 00C6	8911 F900 C9C0 8D32 1100 B676 FC13	UB K and IM K or IM LA K to M(N) BOFH CNTRL-2	Br to Zero HD Clr K Reg. Rein Reply * Wait KBD Strobe to 2200

^{*} Address, error or reinitialize to 2200.

N N				
PRIME (CONTINUED) PREPARING FOR FIRST STROBE OF ANY OPERATION				
ST	00C8	FB00	STI and IM	Clr Carry
O, REPE	00C9	EC00	CNTRL-1	Clr Busy
⊒	00CA	FC00	CNTRL-2 LA	Clr Select Data Buffer
N E S	00CB	8C00 F800	A and IM	Clr A Reg.
N. A.	00CD	8D30	LA	Error Count
256	00CE	1400	A to M(+1)	Clr Err Count
 R.R.I	00CE	1400	A to M(+1)	Clr Status Loc.
S P M	00D0	1400	A to M(+1)	Fmt Retries
28. 11.	00D1	1400	A to M(+1)	Clr Loc. 33
	00D1	1400	A to M(+1)	Clr Loc. 34
	00D2	8D0F	LA	011 2000 01
	00D4	A624	BOTH	Look 2200 Str.
	00D5	B6D5	BOFH	Look End Str.
ADDRESS 1 CPU	00D6	A618	BOTH	Br Not Reint
85 ⊃	00D7	88C2	UB	Br to Reint
95	00D8	0400	NOOP (+1)	Mem (+1)
	00D9	1100	K to M(N)	Addr Byte to M
INITIAL TES FRO	OODA	E801	A add IM	Add 1 to A
	OODB	В67В	BOFH	Wait KBD
INIT	OODC	FC13	CNTRL-2	Str to 2200
3 B≺.	OODD	A03F	BATL	BR = 3rd Byte
	OODE	88D4	UB	Look Next Byte
	OODF	0000	NOOP	Delay
40	00E0	0000	NOOP	Delay
SS	00E1	8D10	LA	1st Addr Byte
38.	00E2	2400	M to A(+1)	lst Addr Byte→A
~ <u> </u>	00E3	9007	BR A \neq ML	Br Ill Addr
<u>.</u> 50	00E4	2400	M to A(+1)	2nd Addr Byte→A
CHECK FOR ILLEGAL ADDRESS	00E5	9407	BR A ≠ MH	Br Ill Addr
	00 E 6	B03A	BAFL	BR # Ill Addr
E	00E7	F900	K and IM	Clr K Reg
	00E8	C901	K or IM	Hex 01 to K Reg
	00E9	88C4	UB	I11 Addr+2200
	00EA	F900	K and IM	Clr K Reg
	OOEB	BOED	BAFL	Br 256 Bit Off
	OOEC	C910	K or IM	Hex 10 to K Reg
	OOED	BODF	BAFL	BR 512 Bit Off
~	OOEE	C920	K or IM	Hex 20 to K Reg 3rd Addr Byte→A
CONVERSION	OOEF	2800 P.473	M to A(-1)	Br 128 Bit Off
S S	00F0	B472	BAFH	Hex 08 to K Reg
Æ!	00F1	C908	K or IM	Br 64 Bit Off
N N	00F2	B4B4	BAFH V on TV	Hex 04 to K Reg
	00F3	C904	K or IM BAFH	Br 32 Bit Off
9 8	00F4	B4D6 C902	K or IM	Hex O2 to K Reg
CT	00F5	B4E8	BAFH	Br 16 Bit Off
SECTOR	00F6 00F7	C901	K or IM	Hex O1 to K Reg
∞5	00F7	8DE9	LA	Trk Loc.
×	00F9	1500	K to M(+1)	Trk Loc. to M
TRACK	00FA	F80F	A and IM	Mask Hi Bits
<u>ہ</u> ج	00FB	1000	A to M(N)	Sctr Loc+M
	00FC	2100	M to K(N)	Setr to K
	00FC	F803	A and IM	
	00FE	1000	A to M(N)	
	00FF	6000	A add M(N)	

TRACK & SECTOR CONVERSION (CONT'D)	0100 0101 0102 0103 0104 0105 0106 0107	2000 6000 F800 B1B5 C801 B177 C802 6000	M to A(N) A add M(N) A and IM BKFL A or IM BKFL A or IM A add M(N)	Clr A Reg. Sctr Conv to M
SELECT DESIRÉD DISK FROM CONVERSION	0108 0109 010A 010B 010C 010D 010E 010F 0110	8D10 2000 B6BF A41D 880F FC02 8810 FC01 8810	LA M to A(N) BOFH BATH UB CNTRL-2 UB CNTRL-2 UB	lst Add Byte lst Byte to A Br Disk #3 BR Disk #2 BR Sel Disk #1 Sel Disk #2 Br Ck Hdld Fi Sel Disk #3 Br Ck Hdld Fi
LOAD HEAD & SELECT APPROPRIATE TRACK ADDRESS	0111 0112 0113 0114 0115 0116 0117 0118 0119 011A 011B 011C 011D 011E 011F 0120 0121 0122 0123 0124	EC80 8DE9 2100 B6BB A41C 8D25 A42E 2000 A48D 8821 8921 8923 8925 F800 1000 8821 8D27 8917 8D26 8917	CNTRL-1 LA M to K(N) BOFH BATH LA BATH M to A(N) BATH UB	Load Head Trk Addr Trk Addr to K Br Disk #3 Br Disk #2 D #1 Trk Loc. Trk Err, Zero HD Trk Loc. to A Al Rdy Zero HD Br to Zero HD Br Trk 3 Loc. Br Trk 2 Loc. Clr A Reg Set Trk Loc. to 0 Br to Zero HD Disk #3 Trk Loc.
STEP HEAD TO DESIRED TRACK	0125 0126 0127 0128 0129 012A 012B 012C 012D 012E 012F	F87F C980 1100 D87F 3C00 A74D D8FF 8933 E801 EC80	A and IM K or IM K to M(N) A ① IM A ADD M(+1) BITH A ① IM UB A ADD IM CNTRL-1 CNTRL-1	Br Carry On Add 1 to A Set Dir 77 Step Head

	0130	FC23	CNTRL-2	Start 10 ms
STEP HEAD TO DESIRED TRACK (CONTINUED)	0131	A241	BOTL	Br 10 ms
	0132	E8FF	A add I	Subt. 1 From A
	0133	CC39	BR A = 0	
우드필	0134	B7B6	BIFH	Br Carry Off
	0135	892E	UB	
- BE	0136	EC90	CNTRL-1	Set Dir→O
E S S E	0137	ECD0	CNTRL-1	Step Head
S	0138	8930	UB	beep head
	0139	FB00		C/D C
			STO and IM	C/R Carry
	013A	FC23	CNTRL-2	Start 10 ms
***************************************	013B	A24B	BOTL	Br 10 ms On
٠	013C	8D31	LA	Status Loc.
	013D	2000	M to A(N)	Status to A
MOVED TOUSLY TBLE	013E	0000	NOOP	
	013F	0000	NOOP	
SSI SE	0140	B4E3	BAFH	Br HD not moved
HEAD MOVED PREVIOUSLY? POSSIBLE RETRY	0141	8828	UB	Br to R/W
	0142	88C2	UB	BR to Reint
	0143	8D10	LA	1st Add Byte
	0144	2800	M to A(-1)	200 1120 2700
***	0145	B675	BOFH	Wait KBD
<u> </u>	0146	FC13	CNTRL-2	Str To 2200
LAST S BYTE				
S L	0147	A44C	BATH	Br If Write
ANSWER L Address	0148	A628	ВОТН	Wait 2200 Str
<u> </u>	0149	B6D9	BOFH	Wait End Str
ž 5	014A	B6E2	BOFH	Wait KBD
44	014B	8957	UB	
	014C	<u>4</u> 800	A AND IM	CLR A Reg
	014D	8C00	LA	Data Buffer
E)	014E	A62E	BOTH	Wait Str
FROM (WRITE)	014F	B6DF	BOFH	Wait End Str
<u>ج</u> ج	0150	A612	BOTH	Br Not Reint
	0151	88 C2	UB	Br to Reint
DATA	0152	1100	K to M(N)	Data Byte to M
2 2				·
	0153	89C0	UB	Br to Gen LRC
	0154	0000	NOOP	Not Used
ACCEPT LRC BYTE FROM CPU	0155	0000	NOOP	Not Used
说 地塞 二	0156	0000	NOOP	Not Used
ACCE LRC BYTE FROM	0157	EC84	CNTRL-1	Bsy On
A 1 B F O	0158	8828	UB	Br to Write
	0159	F900	K and IM	Clr K Reg
RAM LOCATION OF CONTAINS A OO BYTE	015A	8D10	LA	1st Add Byte
	015B	2800	M to A(-1)	
<u> </u>	015C	B67C	BOFH	Wait KBD
50	015D	FC13	CNTRL-2	Str to 2200
TA	015E	0000	NOOP	Delay
SS	015F	0000	NOOP	Delay
LO	0160	0000	NOOP	Delay
₹ E	0161	8C00	LA	Data Buffer
₹0,₹	0161	A48E	BATH	Br If compare
а O В				-
	0163	F800	A and IM	Clr A Reg


SEND DATA & CRC ON READ	0164 0165 0166 0167 0168 0169 016A 016B	B674 FC13 0000 0000 6C00 B2D4 1000 B67B FC13	BOFH CNTRL-2 NOOP NOOP A ADD M(+1) BOFL A to M(-1) BOFH CNTRL-2	Wait KBD Str to 2200 Delay Delay Generate LRC Br AD8 Off LRC to Mem Wait KBD LRC to 2
DATA FROM CPU FOR WRITE COMPARE	016D 016E 016F 0170 0171 0172 0173 0174 0175 0176 0177 0178 0179 017A	88C8 A62E B6DF 5D00 CD73 C8FF A225 896E A625 B6D6 8009 88E7 F900	UB BOTH BOFH K M(+1) BR K = 0 A or Im BOTL UB BOTH BOFH BR A = ML UB K and IM UB	Br to Beg Wait 2200 Str Wait End Str * Br Data Compare Br AD8 On Br to Compare Wait 2200 Str Wait End Str B No Err On Comp Br Send Err Clr K Reg
WRITE ROUTINE (WRITE HIGH ORDER 1ST)	017B 017C 017D 017E 017F 0180 0181 0182 0183 0184 0185 0186 0187 0188 0188 0189 018A 018B 018C 018B 018E 018F	EC84 F800 F900 E901 959E 8DF9 ECA6 ECA6 A716 EC80 88E7 A223 A717 B7E8 EC80 B2D5 B2D5 B275 F900 88C4 0000 0000	CNTRL-1 A and IM K and IM K ADD IM BR K ≠ MH LA CNTRL-1 CNTRL-1 BITH CNTRL-1 UB BOTL BITH BIFH CNTRL-1 BOFL BOFL K and IM UB NOOP NOOP	Stop Read Clr A Reg Clr K Reg Add 1 to K Br ≠ 460.8us WTG PRC Br Sm On Stop Write Br Send Err Br AD8 On BR SM ON BR SM OFF Stop Write Br AD8 Off Br Rdy Err Clr K Reg Last Byte→2200 Not Used Not Used
100 MS DELAY TO CHECK FORMAT INSTRUCTION LEGITMATE	0190 0191 0192 0193 0194 0195 0196 0197 0198	F800 FB00 FC23 A243 E801 90A1 A748 8800 880F	A and IM STI AND IM CNTRL-2 BOTL A ADD IM BR a ≠ ML BITH UB UB	Clr A Reg Clr Carry Start 10 ms Br 10 ms Add 1 to A BR ≠ 10 (100 ms) Br Carry On Br to Prime Br to Fmt


^{*}Data read with data from 2200


COUNT FORMAT RETRIES	0199 019A 019B 019C 019D 019E 019F 01A0 01A1 01A2	0000 0000 A74D 88E7 8D33 2000 E801 1000 A043 89B0	NOOP NOOP BITH UB LA M to A(N) A ADD IM A to M(N) BATL UB	Not Used Not Used Br Carry On Err to 2200 Format Retries Add 1 to A Reg. Br = 4 Retries
FLASH FORMAT LIGHT	01A2 01A3 01A4 01A5 01A6 01A7 01A8 01A9 01AA 01AB 01AC 01AD 01AE	F800 E801 FC23 A246 90F4 F800 FC00 E801 FC23 A24C 90FA FC04	A AND IM A ADD IM CNTRL-2 BOTL BR A # ML A and IM CNTRL-2 A ADD IM CNTRL-2 BOTL BR A # ML CNTRL-2 BOTL UB	Clr A Reg Add 1 to A START 10 ms Br 10 ms On Br A ≠ 15 (150 ms) Clr A Reg Turn Off D1 Add 1 to A Start 10 ms BR 10 ms On Br A ≠ 15 (150 ms) Turn on DK1
BRANCH TO RETRY FORMAT	01B0 01B1 01B2 01B3 01B4	F800 8DE9 1400 1400 880F	A and IM LA A to M(+1) A to M(+1) UB NOOP	Clr A Reg Trk Loc. Clr Trk Clr Sector Br to Retry
	01B6 01B7 01B8 01B9 01BA 01BB	0000 0000 0000 0000 0000	NOOP NOOP NOOP NOOP NOOP	
	01BC 01BD 01BE 01BF 01C0 01C1	0000 0000 0000 0000 6C00 A223	NOOP NOOP NOOP A add M(+1) BOTL	Generate LRC Br AD8 On
	01C2 01C3 01C4 01C5 01C6 01C7 01C8	894E A623 B6D4 8D34 1100 5C00 DCCA	UB BOTL BOFH LA K to M(N) A ⊕ M(+1) BA ≠ 0	Br to Next Byte Wait 2200 Str Wait End of Str LRC Loc LRC to M * Br LRC Bad
	01C9 01CA 01CB 01CC 01CD 01CE 01CF	8957 88E7 0000 0000 0000 0000	UB UB NOOP NOOP NOOP NOOP NOOP	Br to Write Br to Send Error

^{*} \bigoplus LRC byte from 2200 with LRC byte generated.

	01D0	ECOO	CNTRL-1	Turn Off RDG
	01D1	8C00	LA	Mem to 00
	01D2	F900	Kand IM	Clr K Reg
	01D3	F800	A and IM	Clr A Reg
	01D4	C955	K or IM	55 to K
	01D5	C8AA	A or IM	AA to A
	01D6	1000	A to M(N)	AA to M
	01D7	5100	$K \oplus M(N)$	FF in Mem
	01D8	2000	M to A(N)	FF to A
	01D9	E801	A ADD IM	Add 1 (result 0)
	O1DA	DCD0	BR A ≠ O	,
	O1DB	7D00	K and M(+1)	Result to K
	01DC	9150	BR K ≠ ML	BR 1 4-bit # 1
	Oldd	9550	BR K ≠ MH	Br 10 40-bit # 1
	Olde	7100	K and M	A
	01DF	4100	K or M	
	01E0	2800	M to A(-1)	
Æ	01E1	5C00	A (H) M(+1)	Result to A
8	01E2	7C00	A and M(+1)	Result to A
8	01E3	CCE5	BR A = 0	
۵.	01E4	89 DO	UB	
TEST/EXERCISING PROGRAM	0125	E801	A ADD IM	Add 1 to A
SI	01E6	1400	A to M(+1)	1144 2 60 11
ij	01E7	B2D5	BOFL	Br AD8 Off
Ž	01E8	1000	A to M(N)	
X	01E9	2100	M to K(N)	
Ξ	01EA	8C00	LA	Me m→ 0
S	01EB	5D00	K (+1)	Result to K
F	01EC	911C	BR K ≠ ML	B ≠ 01
	01ED	8C02	LA	2 / 01
	OLEE	5100	K ⊕ M	Result to M
	01EF	2400	M to A(+1)	1100011
	01F0	E901	K ADD IM	Add 1 to K
	01F0 01F1	A224	BOTL	Br AD8 On
	01F1 01F2	CCEE	BR A = 0	BI ADO OR
	01F2 01F3	89F3	UB UB	
	01F4	FC00	CNTRL-2	Deselect Drives
			CNTRL-2	Sel Disk 3
	01F5	FC01	CNTRL-2 CNTRL-1	Load HD 3
	01F6	EC80	CNTRL-2	Sel Disk 2
	01F7	FC02	CNTRL-2 CNTRL-1	Load HD 2
	01F8	EC80		Sel Disk l
	01F9	FC04	CNTRL-2	
	O1FA	EC80	CNTRL-1	Load HD 1
	01FB	B77B	BIFH	Br Sm Off
	01FC	A78C	BITH	Br Sm On
	01FD	A71D	BITH	Br HD Loaded
	Olfe	B7EE	BIFH	Br HD Unloaded
	01FF	8800	UB	







2.3 HARDWARE OPERATIONAL THEORY

2.3.1 INTRODUCTION


This section is devoted to the explanation of the 6718 microprocesson board. The following areas are explained:

- 1) Timing
- 2) Input to microprocessor from CPU
- 3) Output of microprocessor to disk
- 4) Input from disk to microprocessor
- 5) Output from microprocessor to CPU
- 6) Disk control operations
- 7) Sector Counter
- 8) Cyclic Redundancy Check
- 9) Format Routine

To comprehend the explanation, the reader must refer to the 6718 schematics and the block diagram.

2.3.2 **TIMING**

The master clock generates 16 clock periods each 100 ms in duration labeled T_0 through T_{15} (refer to timing chart below). One complete ROM cycle is 1.6 μs . The cycle begins at T_{01} when a new instruction is clocked into the ROM output register L78-81 and the information stored in RAM is clocked into the memory register L79 and 81. From T_{3-7} the RAM chips are enabled to write if desired. At T_4 the ROM instruction, which was loaded into the output registers at T_{01} is executed. Also during T_4 , the new ROM address is loaded, either by incrementing L109 or L110, or by loading a branch address. At T_{78} the memory address is incremented or decremented, if applicable. The next T_{01} starts a new ROM cycle.



2.3.3 INPUT TO MICROPROCESSOR FROM CPU

Data from the 2200 enters the microprocessor via the K register (L3 and L6) from here it is loaded into RAM. This is accomplished in the following manner. To begin, R_8 and R_9 select the K register inputs of the A Bus multiplexer (L4, L5, L12, L15) thus presenting the K register contents to the 74181 ALU (L13 and L14). ALUs are capable of performing several logic and arithmetic functions selected by L21 pins 2, 8, 10, 12 and L20 pin 12. The configuration of these pins is dependent on the output of L42 and L50 which decode ROM bits $R_{15}-R_{11}$ to determine the instruction and the ALU function necessary to perform this instruction. In this case the ALU chips will direct the data to its outputs (C_7-C_0) unprocessed. From here the data is available for storage in the RAM (L59 - L62). Data will be written in a location

designated by the address contained in L58, L70, and L107. These can be incremented, decremented, or loaded in block form, thus the ROM can directly control RAM address. To actually write the data, a line designated R/W must be changed; this is done by L47 and L48. L47 and L48, along with L30, L31, L32, L39, L40, L69, make up the ROM instruction decoder. Here is a list of ICs and their function in this decoder:

- L32 Pin 7 Indicates to send the result to the selected register and increment RAM address.
- L32 Pin 5 Increment RAM address.
- L32 Pin 6 Decrement RAM address.
- L32 Pin 9 Control Command.
- L32 Pin 10 Immediate Instruction.
- L39 Pin 4 A register clock.
- L39 Pin 5 K register clock.
- L39 Pin 7 Status register 1 clock.
- L39 Pin 9 Load Auxiliary.
- L39 Pin 10 Unconditional Branch.
- L39 Pin 11 Branch if the high order register bits meet the condition.
- L39 Pin 12 Branch if the low order register bits meet the condition.

With the data in RAM the processor is now ready to accept more data or process present data.

2.3.4 OUTPUT OF MICROPROCESSOR TO DISK

Data from the microprocessor makes its way to the disk in the following manner. At T₀₁ the data in the current RAM address is loaded into the RAM output register; from here it is available for input to the A register (L66 and L67). With write gate (WTG) on, these inputs to the A register are selected via L37, L38, L54 and L55 and A register clock (ACU), L74 pin 6, loads the first byte of data in the A register. This data is now converted from parallel to serial by L75, L86, L93, L103 and L105 and sent to the disk to be written in the double frequency (2F) format via L95 and L105. After the first byte, the A register is clocked by Word Ready (WDRDY) which occurs every time 8 bits have been converted from parallel to serial.

2.3.5 INPUT FROM DISK TO MICROPROCESSOR

Information from the disk is first converted from serial to parallel by L73 and L76. Again WDRDY clocks the data into the A register each time 8 bits have been assembled into a parallel word. From the A register the data must be loaded into RAM. This is accomplished by R₈ and R₉ selecting the A register inputs to the A Bus Multiplexer (L4, L5, L12, L15) thus presenting the data to the ALU (L13 and L14). Again the ROM instruction decoder has put the RAM in a write mode through L47 and L48, and the ALU Function Decoder (L42 and L50) has allowed the data to pass through the ALU unchanged. When this data appears on the C Bus it is immediately stored in the memory location indicated by L58, L70, and L107. Memory address is then incremented and the processor is ready to accept the next byte from the disk.

2.3.6 OUTPUT FROM MICROPROCESSOR TO CPU

Once data from the disk is loaded into RAM it is ready to be transferred to the 2200 CPU. This is the path that the transfer follows. Since the RAM is normally in a read mode, the data can be accessed by simply changing the RAM address. This presents data to the RAM output register (L79 and L81); at T₀₁ it is loaded, thus a new byte of data can be loaded every ROM cycle (1.6 µs). From the RAM output register the data is buffered through L28 and L29 which are strobed by L43 and L44. Since these are under ROM control, the data transfer between the processor and the 2200 is synchronized. Synchronization is necessary because the processor is faster than the 2200; the processor must wait for the 2200 to become ready which is accomplished in the microprogram. When the 2200 indicates that it is ready to accept another byte, the above process is repeated. This continues until all data is transferred.

2.3.7 DISK CONTROL OPERATIONS

All disk operations are controlled by the ROM with two instructions: Control 1 and Control 2. The control commands are listed below with the logic gates that decode them and a short description of each.

CNTRL1 AND RO L65-2 Turns the Read Gate (RDG) on to enable the processor to read from the disk.

CNTRL1 AND R1 L65-5 Turns the Write Gate (WTG) on to enable the processor to write on the disk.

CNTRL1 AND R2 L65-7 Turns the Processor Busy (BSY) on to inform the CPU that the processor is busy.

CNTRL1 AND R3 NOT USED in 2270.

CNTRL1 AND R4 L65-12 Head Direction Select (HD DIR). A high signal sets the head direction toward track 77 while a low signal sets the head direction to track 0. This control signal must be used with a disk selected while the head is loaded and in conjunction with head step.

CNTRL1 AND R5 L51-6 PRC. Used as a reset command before a read or write to clear the CRC register and preset logic that will be used for the read/write.

CNTRL1 AND R6 L63-4 Head Step (HDST). This is the output of a one-shot which moves the head one track. A disk must be selected, the head loaded an a direction chosen to properly move the head.

CNTRL1 AND R7 L43-6 Load Head (LDHD). When the head is loaded, a delay of 50 ms must be provided for settling time.

CNTRL2 AND RO L64-3 Select disk #3 (DK3).

CNTRL2 AND R1 L64-6 Select disk #2 (DK2).

CNTRL2 AND R2 L64-11 Select disk #1 (DK1).

CNTRL2 AND R3 L63-12 File inoperable reset (FIR). Resets the file inoperable condition in the disk that arises when data integrity could be jeopardized as: R/W heads not loaded, drive door open, etc. This condition can be thought of as a ready/busy indicator.

CNTRL2 AND R4 L44-13 Strobe to 2200. Not applicable to this section.

CNTRL2 AND R5 L83-3 10 ms delay. Because of the speed of the ROM cycle, delays are necessary to halt the microprogram while mechanical actions take place. Any number of 10 ms delays can be used to create longer delays.

CNTRL2 AND R6 NOT USED in 2270.

CNTRL2 AND R7 NOT USED in 2270.

2.3.8 SECTOR COUNTER

The sector counters consist of L1, L7, L8, L9, L16, L17, L25 and L34. L1 and L8 divide the incoming sector pulses by two and apply their outputs to L7, L17 and L34 which are binary up counters. All of these counters are cleared or reset whenever an index pulse is received from a disk. Multiplexers L16 and L25 are selected so that only the sector count of the selected disk is applied to the ST1 register.

2.3.9 CYCLIC REDUNDANCY CHECK

The CRC circuit is comprised of L36, L45, L46 and L53. During a write command, data being written is shifted through the CRC circuitry to develop a unique 16-bit code that is written on the disk in two bytes at the end of the 256 byte data transfer. When the 256 bytes of data are read, the data is shifted through the CRC circuitry and a 16-bit CRC code is stored. This code is then compared with the CRC read from the disk and if the data was read correctly, the two 16-bit codes will be equal. No provision is made to determine if data was correctly written, therefore, if a CRC error develops on a read, it cannot be determined if data was written or read incorrectly.

2.3.10 FORMAT ROUTINE

When the format button is depressed, L56 is preset by pin 7. This action turns the carry bit on, which is used as an indicator by the microprogram. PF (prime/format) is generated which resets the ROM IC to step 0000. From this point, the microprogram clears the hardware for

the next 12 steps which are also used during a prime routine. The 13th step of the program (step 000C) checks to see whether the carry bit is on or off. Because the carry bit was turned on, the program branches to 0190 and begins a 100 ms delay to determine whether the carry bit was legitimately turned on. If a noise spike generated the format signal, the spike will be cleared by one of the 13 T₄ signals applied to L56-6 during the 13 steps of the prime routine. When the 100 ms delay is completed with the carry bit still on, disk #1 is selected, the head is loaded and stepped to track zero. When the correct sector is found, sector zero, on track zero, the write gate is turned on and the following data is written on the disk from these memory locations:

302 BYTES PER SECTOR

LOCATION | 01D4 to 01E7 | 01E8 | 01E9 | 01EA | 01EB to 01FE | 01FF | 0000-00FF | 20 Bytes 00 | 03 Byte | Track | Sector | 20 Bytes 00 | 03 Byte | 256 Bytes 00 | CRC#1 CRC#2 Address Address

Twenty bytes of zeroes are written immediately after the sector mark is decoded to allow for the mechanical tolerances of the sector pick-up from drive to drive. A byte of 03 is written and is used as an indicator on a read to allow the logic time to decode the track and sector addresses. The second set of 20 bytes of zeroes is written so that on subsequent read or write commands, the logic has time to determine whether a read or write is to be executed. The second 03 byte is written and used as an indicator that data follows on a read or write. When the second 03 is decoded on a read command, the next 256 bytes (plus 2 bytes of CRC) is read data; on a write command, start writing 256 bytes of data (plus 2 bytes of CRC).

When the processor has written one sector with the above data, the process is repeated for all sectors in the track, then for all tracks on the disk. All 77 available tracks on the disk are formatted even though the processor utilizes only 64. After the 77 tracks are formatted, there is a read format routine (also used during a read) that checks the track and sector addresses along with the CRC codes. This read format routine is done beginning with track 76 and ending with track 0. When the disk has been verified after a complete format routine, there is an unconditional branch to step 0000 where the microprogram does its initializing before cycling on step 0004 waiting for a 2200 strobe.

2.4 TROUBLESHOOTING PROCEDURES

2.4.1 INTRODUCTION


The purpose of these test units is to observe internal microprocessor conditions and to exercise, via manual control, all microprocessor functions.

Two versions of 2270 test units exist: one board for use with the 6718 only (a 6769 tester) and another capable of testing both the 6718 and 7018 (a 7069 tester). The 6769 test board has the test cables for testing the 6718 hard-wired to the 6769. The 7069 has three 36 lead ribbon test cables for testing the 7018 hard-wired to the 7069 and, five IC sockets to connect the test cables to the 6718 board.

Schematic diagrams for the 6769 and 7069 testers are included at the end of this section.

2.4.2 FAMILIARIZATION WITH PHYSICAL LAYOUT OF TEST UNITS

Version 1 - 6769 Tester



Version 2 - 7069 tester




CHART 2.4.1

	ON 6718 PCB	PART #	7069 PCB CONN
CABLE# 1	T.P.s	(None) 16 Lead Ribbon	J5
CABLE# 2	T.P.s	881000	J1
CABLE# 3	T.P.s	860000	J2
CABLE# 4	T.P.s	883000	J3
CABLE# 5	T.P.s	882000	Ј4
6718 PCB T.P.s	3	654-1157R	

CHART 2.4.2

7069 PCB	PART #	7018 PCB
Ј6	220-3013	P9
J7	220-3013	P7
J8	220-3013	P8

NOTE:

Pin 1 of each test cable fingerboard from the 7069 PCB must plug into pin 1 of each female test connector on the 7018 PCB.

If a pin on the new tester cable breaks, the cable must be replaced. The cable and test points for the 6718 board can be ordered domestically and internationally through the Home Office.

2.4.3 OPERATIONAL USE OF TEST UNITS

Each set of light indicators (labeled accordingly) represent current outputs of the following:

- 1. Designated Registers

 A register $(A_7 A_0 \text{ indicators})$ K register $(K_7 K_0 \text{ indicators})$ ST₀, ST₁ registers $(C_7 C_0 \text{ indicators})$
- 2. ALU Output $(C_7 C_0)$ indicators)
- 3. ROM Output $(R_{15} R_0)$
- 4. ROM Address (IC₈ IC₀)
- 5. RAM Output Register $(M_7 M_0)$
- 6. RAM Address $(AD_8 AD_0)$; 6769 $(MA_7 MA_0)$; 6452
- 7. CRB (CPU Ready/Busy); 6452

Item 3 is actually dual purpose; indicators $R_{15}-R_0$ can also represent a manually set ROM instruction, to be used in lieu of (supercedes) 6718 ROM outputs. Such manually introduced commands to

the microprocessor are set on ROM bit switches $S_{15}-S_0$ (See pictorials and schematics of 6769 and 7069). The ROM switch at schematic coordinates H, 14 (both 6769, 7069) must be in the UP position to allow indicators $R_{15}-R_0$ to display manual settings of ROM bit switches $S_{15}-S_0$. Use of this feature follows in proceeding text.

Item 4, ROM Address indicators ${\rm IC}_8-{\rm IC}_0$ can be used in conjunction with the Compare Switch to halt the microprogram at any step manually preset on switches ${\rm SI}_9-{\rm SI}_0$ (${\rm SI}_9$ should always be UP; AUTO/STEP in AUTO mode). Halt occurs when the indicators ${\rm IC}_{8-0}={\rm switch\ settings}.$ Two other switches control test unit operation: the AUTO/STEP toggle switch and the STEP pushbutton microswitch. With AUTO/STEP in the STEP mode, the microprocessor will complete one cycle each time the STEP pushbutton is depressed. When the AUTO/STEP switch is in the AUTO mode, and the STEP pushbutton is depressed once, the microprocessor begins to cycle continuously.

If a Halt was performed at a desired step by using the COMPARE switch (DOWN = ON), the microprogram will continue if the STEP pushbutton is depressed. To disable the COMPARE halt function, turn the COMPARE switch OFF (UP). The COMPARE feature is useful for stopping the microprocessor so that key points in the microprogram may be monitored. Monitoring key points in the program sometimes reveals exactly where the microprocessor is failing. Also, some failures occur only during full speed ("on the fly") operation and may not occur during manual stepping of given routine.

Again, note that when manually stepping through the microprogram, the IC may not continue past certain locations. This condition could be normal if the present command is a conditional branch command (e.g. a situation where the microprogram branches on itself until a condition is met).

It may be desirable to do a single command repeatedly, particularly if the command is suspected of intermittent failure. To accomplish

this, place AUTO/STEP in the AUTO mode, ROM switch OFF (disable ROM output; enable S_{15} - S_0 manually simulated command), and depress the STEP pushbutton. The manually set ROM command will execute repetitively.

Generally speaking, a good procedure for manual checkout of the microprocessor would be to manipulate data from register to register, using Register commands and Immediate commands. Control Commands verify communication to CPU or Shugart disk drive. Load Auxiliary commands will verify contents and proper addressing of RAM.

Hands-on use is the most valuable tool for developing solid approaches to microprocessor troubleshooting with these test units.

2.4.4 6718/7018 REPAIR

The following items are required to aid in the repair of the 6718/7018 board:

- 1) The outline of the microcode steps involving a format, write and read (Section 2.2.4).
- 2) The flow charts and microprogram (Section 2.2.4).
- 3) The 2270 Test/Exercise program (at end of this section).

By using the outline of the microcode steps and the A=B comparator output test point on the 6769 light board, the subroutine in which a failure occurs can be located. The 2270 Test/Exercise program is a necessary aid in checking the manual operation of the microprocessor and the manipulation of data from register to register using register, immediate, control and load auxiliary commands.

TROUBLESHOOTING PROCEDURE

- 1. Check board visually for shipping or handling damage.
- 2. Load the board with tested PROMs (if applicable) and RAMs.
- 3. Check voltages with oscilloscope for noise and proper level.
- Operate system (attempt a format, write and read) to check for failure.

- a. Flex board lightly while operating system to check for possible opens or shorts.
- b. Observe 2200 for any error codes.
- 5. Cut jumpers on board at L100-5 and L87-6 on the 6718 (Do not remove any jumpers on the 7018) and install light board.
- 6. Recheck voltages to insure against intermittent errors due to increased load.
- 7. Set the light board switches as follows:
 - a) S/R switch must be down or in ROM position.
 - b) AUTO/STEP switch to AUTO (up).
 - c) ON/OFF switch to ON (Compare switch).
 - d) SI9 switch must always be in the up position for testing 6718 and 7018 boards because the ROM only requires 512 addresses.
 - e) SI8-0 switches should be set within the failing routine, as listed in the abbreviated microprogram in Section 2.2.4. Preferably the SI switches should be set between the starting or lowest step and the point of failure.

The board is now ready for troubleshooting. As an example, it will be assumed that a 6718 board is failing during a format command (for this example, the board fails at step 002F). The basic approach to locating the step that is failing is to use the abbreviated format routine listed in Section 2.2.4.

Set the IC switches at some address in the middle of the format routine, for instance, step 001F. Depress the format button on the disk. When the program reaches step 001F and stops (with the comparator switch on the light board in the ON position), this indicates that all steps up to but not including step 001F are good. Next, set the IC switches on the light board to 0031. Depressing the format switch again causes the disk to begin formatting, however, because step 002F is faulty (no exclusive OR command), the disk will hang-up and never reach step 0031.

As a result, the problem is known to be somewhere between steps 001F and 0031, and with the same logical approach as above, it will be found that step 002F is failing.

The Test/Exercise program can be used to check basic data manipulation from register to register and a majority of the instructions. As a general rule, if a disk does not complete a format routine, the problem can be found using this program. Under normal conditions, the exercise program should run completely to the end and unconditionally branch to step 0000 and finally prime out at step 0004 waiting for a 2200 strobe.

To use the test/exercise program, an unconditional branch must be given via the light board to step 01D0. This is accomplished by setting the switches in the following manner:

- a) Set the AUTO/STEP switch in the STEP position (down).
- b) ON/OFF switch to OFF (UP) or non-compare position.
- c) S/R switch to S (up) position.
- d) S 15-0 switches to equal $89D0_{16}$.
- e) Depress the STEP pushbutton.
- f) Put the AUTO/STEP switch to AUTO (up).
- g) Place the S/R switch to R (down) and insure that the RI indicators are decoding ECOO (this is the first step of the exercise program).
- h) Depress the step pushbutton; this initiates the program.
- i) If a failure occurs, use the same procedure as outlined in the above paragraphs.


2270 TEST/EXERCISE PROGRAM


STEP	CODE	COMMENTS
01D0	EC00	Turn RDG off. Deselect the disk from A register.
01D1	8C00	Load memory address to 00.
01D2	F900	Clear K register.
01D3	F800	Clear A register.
01D4	C955	Put 55 in K register.
01D5	C8AA	Put AA in A register.
01D6	1000	Puts contents of A register (AA) in Loc. 00. NO PCH or -1.
01D7	5100	⊕ K register with Loc. 00 result should be FF in 00.
01D8	2000	Loc. 00 to A register.
01D9	E801	Add one to A register result 00.
01DA	DCD0	Branch to D0 if $A \neq to 0$.
01DB	7D00	AND K register with Loc. 00 PC+1 Result 55 in K.
01DC	9150	Branch to DO low 4 Bits in $K \neq 5$.
01DD	9550	Branch to DO High 4 bits in $K \neq 5$.
01DE	7100	AND K register with Loc. 01.
01DF	4100	OR K register with Loc. 01 result 55 in 01.
01E0	2800	Loc. 01 to A register PC-1 result 55 in A.
01E1	5C00	A register with Loc. 00 result AA to A register PC+1.
01E2	7C00	AND A register with Loc. 01 result 00 to A register PC+1.
01E3	CCE5	Branch to E5 if A register = 0.
01E4	89D0	Branch to DO because of ERROR A \neq 0.
01E5	E801	ADD one to A register.
01E6	1400	A register to present memory address PC+1.
01E7	B2D5	Branch to E5 if AD8 not on.
01E8	1000	FE is contents of A register to Loc. 512.
01E9	2100	Loc. 512 to K register.
01EA	8000	Set memory address to 00.
O1EB	5D00	⊕ K register with Loc. 00 FF + FE result 01 in K PC+1.
01EC	911C	Branch to self if not 01 in K register.
01ED	8C02	Set memory address to 02.
Olee	5100	memory with K register result to memory.
01EF	2400	Memory to A register PC+1.
01F0	E901	Add one to K register.

01F1	A224	Branch to F4 if AD8 on.
01F2	CCEE	Branch to EE if A = 0.
01F3	89F3	Branch to self if ERROR A \neq 0.
01F4	FC00	Deselect all disks.
01F5	FC01	Select Disk #3.
01F6	EC80	Load Head D #3.
01F7	FC02	Select disk #2 deselect all others.
01F8	EC80	Load Head D #2.
01F9	FC04	Select disk #1 deselect all others.
01FA	EC80	Load Head D #1.
01FB	B77B	Branch to self head unloaded.
01FC	A78C	Branch to self head loaded.
01FD	A71D	Branch sector mask low.
01FE	B7EE	Branch sector mask High.
01FF	8800	Branch to prime routine.
		/

At this point go to Auto and hit the step pushbutton. The program should delay at OIFC for approximately 600 MS until the head unloads; if the sector counter is working the program will increment through OIFD & OIFE to the prime routine.

THIS PAGE INTENTIONALLY LEFT BLANK





(

1

THIS PAGE IS INTENTIONALLY LEFT BLANK


2.5 MODEL 2270 BLOCK DIAGRAM AND SCHEMATICS

Each block of the diagram to follow is numbered; the integrated circuits which comprise each numbered block are listed below on three pages. The block diagram and the IC listing should be used to further comprehend the "HARDWARE OPERATIONAL THEORY" section of this publication.


BLOCK #	INTEGRATED CIRCUITS UTILIZED
1	L1-12/13, L9-8, L9-6, L8-12/13, L9-4, L8-9/8, L34-8/9/11/12, L17-8/9/11/12, L7-8/9/11/12
2	L16-4/7/9/12, L25-4/7/9/12
3	L2-4, L2-2, L2-12, L73-15, L76-3 thru 6 and 10 thru 13.
4	L95-11, L84-13, L73-10/11
5	L82-3, L94-10, L83-3
· 6	L71, L92, L108
7	L74-11, L104-2
8	L38, L55, L54, L37
9	L53, L36, L45, L46-6, L46-3, L46-11
10	L72-11
11	L74-8
12	L95-6
13	L51-6
14	L102-8, L102-6, L102-11, L102-3, L72-6, L72-8, L82-8, L46-8, L1-8/9
15	L67, L66
16	L18, L5, L15, L4, L12
17	L18, L5, L15, L4, L12
18	L11, L10, L6, L3
19	L98-3
20	L30-11, L47-10, L31-6, L48-6


r 4	BLOCK #	INTEGRATED CIRCUITS UTILIZED
	21	L30-3
	22	L11-8, L94-12, L84-10, L94-4
	23	L88, L87-10, L87-8, L69-3, L57-8, L49-8, L99-11
	24	L87-2, L87-4, L87-6
4	25	L78-12/15/2/5/9/10, L80-12/15/2/5/7/10, L81-7/10
§	26	L111, L113, L112, L114-(Present) L90, L91-(Future)
	27	Same as Block #19 (L98-3)
	28	L109, L110 L107, L108-8, L108-11; For future: add L89-8, 10, 12, 2, 6, 4, also L100-2, 4, 6, 8, 10, 12
	29	L40-8, L40-3, L40-6, L49-11, L20-10, L33-8, L69-11, L47-4, L108-3, L108-6, L21-6, L98-6
	30	L22, L23, L24
	31	L5, L15, L4, L12
	32	L96-5 (Both Enables)
	33	L13, L14
	34	L51-8
	35	L105-6
<u>x</u>	36	L95-3
	37	L107, L70, L58, L99-6, L99-3, L68-3
ş	38	L31-18, L33-6
	39	L42, L50, L31-12, L21-12, L21-10, L21-8, L21-2, L20-12, L21-4
	40	L75-6/5

BLOCK #	INTEGRATED CIRCUITS UTILIZED	
41	L86-2/3/6/7	
42	L85-8, L85-6, L85-12, L106-6, L104-6, L97-3, L97-11, L106-8/9, L43-8, L84-1	
43	L47-13, L69-8, L41-6, L41-8	
44	L48-12, L47-1, L60, L62, L59, L41	
45	L56-11, L68-8, L68-11, L20-2	
46	L56-15, L77-8/9/11/12, L98-11, L48-8, L93-12/13, L93-8, L103-6	
47	L82-11	
48	L105-3	
49	L43-6, L52-10, L52-13, L52-4	
50	L52-1, L51-3, L51-11, L64-2/3/6/10/11	
51	L79-2/10/12/15, L81-2, 5, 12, 15	
52	L63-4	
53	L63-12	
54	L95-8, L105-8, L2-10	
55	L35-5/12, L35-4/13, L44-5/12	
56	L26	
57	L97-6, L65-2/5/7/12, L19-12	
58	L28-3, L28-6, L28-8, L28-11, L29-3, L29-6, L29-8, L29-11	
59	L43-3, L44-4/13, L19-8	




_





ONS DRIVE . OO JE DRIVE . O (d) 1 (C / E * / 13




10	LOCATION	LOCATION	<u>IC</u>	LOCATION	LOCATION
	SHEET 1	SHEET 2		SHEET 1	SHEET 2
Ll		E13, H5	L58	в8	
L2		J7, J6	L59	C3	
L3	HS	37, 30	L60	C6	
L4	17		L61	C2	
L5	J7		L62	C5	
L6	18		L63		K7, J7
L7		н3	L64		F4
L8		G5, G4	L65		J14
L9	111, 110	13	L66		G6
L10	H11		L67		G8
Lll	111, G11		L68	C8, F2	
L12 L13	H7 14		L69	B10, F8, D3	
L14	J4		L70 L71	B8 C12	
L15	17		L72	CIZ	H11, G13, G10
L16	• •	Ħ2	L73		H10
L17		13	L74	•	18, G11
L18	110		L75		HII
L19	K8, K4		L76		н9
L20	F6, G5, G3, F5, D4		L77	D10	
L21	G5, F 5		L78		A10, A9
L22	H5		L79	B6	A10
L23	J5		L80		A8, B7
L24	15		L81	85	B7
L25		H1 F2	L82	J10	F13, J8, I7
L26 L27		E1	L83	110	113 813 80
L28	к7	£1	L84 L85	F11	J13, H12, H9 H14, H12, J10
L29	K6	H14	L86		H12, H12, 510
L30	18, F9, E8, A9		L87	B12, B11, A11	
L31	G7, F8, D9, E7, E2		L88	B11	•
L32	F8, D8		L89		E5
L33	D3, E2		L90		D3
L34		12	L91		D2
L35		G3, F3	L92	D11	
L36		F11	L93		K13, K12
L37 L38		F6 F9	L94	J10, F13, F11	
L30	G10, F6	**	L95		K11, J11, 19
L40	F8, D5, D2		L96 L97	** .	H13, F14 E14, K10
L41	F7, A9		L98	D11, F2	E14, KIU
142	E6		L99	A10, D8	
L43	110	J9	L100		E4, B11
L44	K8 .	P 3	L101	E12	24, 211
L45		F12	L102		G10
L46		F14, F12, E12	L103	E2	K12
L47	F9, E9, A9, C2		1.104	G1	J13, J12, I6
L48	D10, E8, A8		L105		I12, K11, J9, J8
L49	A10, F9, D5		L106		K10, K9
L50	D6	711 712 PE	L107	D8	E14
L51 L52	D4	III, II3, F5 G3, F3	L108	G1	E14, E13
153	~	r10	L109 L110		D13 C13
L54		F 7	L111		D9
L55		76	L112		D6
L56	C10, E2		L113		D7
L57	A10		L114		D5

I.C. LOCATION	W 4. AO.	TERM TOV	TERM +SVA
41,0,93	376-0005	"	-
12,9,10,11,20,31,87, 104	376 - 0010	7	14
L3, 6, 64, 67	376 - 6138	8	16 -
14.5,12,15,26,37,38,54,55	376-0048	8	16
47,17,34	376-0611	10	5
113,14	376 - 0099	12	24
116,22,23,24,25	376 - 0082	- A	14
£18,45,65,78,79,80,51	376-009A	Č	16
L19,27	376-0056	7	14
121	376 . 2025		14
L 28,29	374.0028	7	14
130,43, 51,59,75,102.108	76-2002	··	14
1 32, 39	376.0096	9	1,7
433	376 0012	, ,	14
135,44,63	276 - 2551		77
136,76,28	376-11-2	7	14
140, 57, 82, 58, 105	376-2551	7 -	14
441, 69, 72, 74, 97, 95, 103	376-0073	7	14
142,50	376 0049	8	16
146	376 - 2036	,	10
147, 52,84	374 - OCIE	7	14
148,85	376.0000	7	14
(53	376-0057	8	16
L 56,73,107	376-0207	/3	5
L 58,70,86	375-0053	8	16
£ 59,60,61,62	377-0308	8	:
164	376-0119	8	16
L71,92,101	376.0066		
L75	376-0047	8	16
L77 .	376-0073	10	5
103	376-0126	,	9
L 89, 100	376-2029	7	14
L 90, 91	1		24
£ 96,106	376-0006	7	14
L109,110	376-0094	8	16
LIII	378 - J452PI		12
L112	976 14 44RI		12
L113	379 0453#1		/2
L//4	372-0455RI		/2
£9 ¢	376-0/80	7	14


C NIPONENT	W. L. NO.
R1, 5-19, 22, 24-34, 6,57,6 64-67, 72,73,75, 77, 153,114,1 120	S 335 1022
+ 2,37,38	390.0027
6.2	330 . 512
R4	330 6016
420	3:0:50.0
F23, 35	330.2547
R.39-44, 56,51	247.5715
R45	231-2516
P46	370 3-16
R47, 55, 6 ?	236. 1661
F48.49, 52, 53.60	
P 54	33.456
V 16	10.3015
RSA	335 16.7
K-61 R-62-67	310-2027 110-1018
R68	110-2018
R70,71	330-2622
P74, 76, 9.5 - 97	720-4047
F78.79	230 2060
R\$8-113	330-3068
R116	330-2033
F117-119	330-3082
C1. 2,48.49	300.4022
53,19	700-2010
C4, 7	-05.1907 .
C 5.11	356-1963
ce	300-2065
C8	31C-3055
C2/: -22	300-4034
c 15	300-1956
(12,13,16,523-47	300-1904
C14	300-3054
cis	300-1100
C/7	300.10 0
C14 C9	366 1995
x TAL	321-2628
	1327. 36 38
11-31, 42-44,46.47	-50 1001
032	300 2100
D 33, 34.	:37.3004
D35, 36, 39, 40	380-4000
037	380-2051
C 3 5	-E: 2121
041	385-2962
005	180.2013
Qı	375-1024
92	375-1027
93	375-1031
TRAYSIPAD (LG)	375.9661
HEATSINK BIRTCHTER	375 - 901C
C48	350-2120
C ≠ 9	269-1004
050	280-0000
04	375-1006


COMPONENT	W. 6 . A
J1,4.6	300.00
12	654.116
/ 1	150.11
TO SET LOW PROFILE	654-115
IL PIN I.C SOCKET	376.900
M PM E C. TOCKET	371 - 900
I.C. PAD IS PIN	176 - 500
12 PIN I.T. SUCKET	376.50
IN PIN S. COCKET	376 . 15


78





•











2.6 MODEL 2270 SIGNAL MNEMONICS

 $A_0 - A_7$:

Output of the A Register 8-bit data path for R/W

data.

A = B

An output from the ALU; when active, $A_{0-7}=B_{0-7}$.

ACU:

A register clock.

 $AD_0 - AD_8$:

Output of RAM address counter.

<u>AD+1</u>:

RAM address increment at T78 time.

 $\overline{AD-1}$:

RAM address decrement at T78 time.

ADI:

RAM address increment.

AND:

Logical AND instruction decoded.

BR:

Unconditional Branch.

BRO, BR1, BR3:

Directly control the ROM address for sequential

addressing as well as addressing for Branch

command.

BRH, BRL:

Branch Low and Branch High originated on the

6297 board controlled by ROM bit 10.

BSY:

Microprocessor ready/busy.

B TO M:

Selected register to memory instruction decoded.

C0 - C7:

Output from ALU 8 bit data path known as C Bus.

Carries data to selected registers as indicated

by micro-instruction.

CA:

Carry FF output (used as status bit).

CABYS:

Calculator reads/busy.

CAX:

Made up from the IOB terms IOB₁, and IOB₃. They distinguish the select address from a data transfer operation.

Calculator prime.

CASTIS:

CAPM:

Calculator strobe to disk microprocessor.

CASTO:

Strobe from microprocessor to CPU (Calculator

Strobe Out).

CCMD:

Control Command decoded.

CKC:

Clear 6718 clock.

C_{N+4}:

ALU carry-out bit.

CNTRL:

Control command generated by microprogram to

(1 or 2)

access peripheral functions.

CNTRLG:

Control gate used to enable various disk

(1 or 2)

mechanical operations, such as R/W head

stepping.

D#3:

Select Disk Drive #3.

 $DK_1 - DK_3$:

Disk select lines from microprocessor.

DROP:

Reinitialize microprocessor.

EXOR:

Logical Exclusive OR instruction decoded.

FH:

Indicates adder output is NOT EQUAL.

FHG:

Controls the MODE CONTROL INPUT on the ALU for determining if the ALU will perform a logic function or an arithmetic function.

FIR:

File Inoperable Reset.

FMT:

Format pushbutton.

FMTB:

Format pushbutton.

G1S0:

Calculator strobe to disk microprocessor;

same as OBS.

GKBD:

Calculator ready/busy to microprocessor:

same as CPB.

HD DIR:

Selects R/W head direction; in or out.

HD ST:

Head Stop.

 $\mathtt{HLD}_1 - \mathtt{HLD}_3$:

Head Load One-Shots.

HLDS:

Status bit indicating a R/W head load

operation has taken place.

IC₀ - IC₈:

ROM address bits.

IMM:

Immediate instruction decoded.

IOB,:

AD6 from CPU,

IOB3:

AD8 from CPU,

 $K_0 - K_7$:

The K Register output. High order and low order bits from CPU₁ or ALU microprocessor.

 $KS_0 - KS_7$:

The K Register inputs. High order and low order bits of an 8-bit word received from the CPU.

KR:

K register clock.

LAUX:

Load Auxilliary instruction decoded.

LD HD:

Load head.

M:

See FHG.

M₀ - M₇:

MEMORY output.

M TO B:

Memory to selected register instruction

decoded.

10 MHZ:

10 mega hertz oscillator output.

10 MS:

10 millisecond delay for disk access.

NOOP:

No operation. 1.6 microsecond delay.

OR:

Logical OR instruction decoded.

PLUS WC:

Add with carry instruction decoded.

PLUS NC:

Add without carry instruction decoded.

PM:

Prime.

PRC:

Clears CRC, also enables CRC and RAM address increment via FF L96-5.

 $R_0 - R_{15}$:

16 Bit ROM output. Makes up microinstruction for WCS microprocessor.

RDDA:

Read data. Serial data from disk.

RDG:

Read gate. Selects either C Bus or A register data as input to memory.

REG = 0:

Branch if selected register = 0.

REG \neq 0:

Branch if selected register # 0.

REG = M

Branch if selected register = ROM Mask.

REG # M:

Branch if selected register # ROM Mask.

REG TR:

Branch if True bits in selected register

match True bits in mask.

REG FS:

Same (False instead of True).

 $RM_0 - RM_7$:

Originates from a multiplexed selection of ROM bits or RAM bits, the B Bus to the

ALU.

R/W:

Input to RAM, low for Write mode and high

for Read mode.

SCM:

Sector mark pulse from disk unit.

SCMS:

Status bit indicating that a sector mark

pulse has occurred.

SCT₀ - SCT₃:

Sector address count from disk.

 $\overline{\text{SSCM}}_1 - \overline{\text{SSCM}}_3$:

Sector mark status input from disk drives

1, 2, and 3.

ST1:

Clock for Carry FF; results in setting

of Carry FF if TKØ (Bit 6, C₆) is active.

T₀₁:

RAM/ROM buffer registers clock time.

T₃₇:

RAM R/W Time.

T_:

ROM address increment/branch Time.

T₇₈:

RAM Address increment/decrement time;

also clocks certain status bits.

TKØ:

Track zero sensing indicator for

selected disk drive.

WCD:

Write clock data.

WCLK:

Clock 1 for write data.

WCLK 1:

Write clock 1 (for parallel to serial

conversion during a write).

WORD RDY:

Indicates 8 bits are ready for a R/W.

WP:

Write protect.

WRDYS:

Word ready status bit.

WTG:

Write gate.

THIS PAGE IS INTENTIONALLY LEFT BLANK.

3. MODEL -30, -40 AND -60 MICROPROCESSORS

This section is written with the assumption that Section 2 has been read. Since the -30, -40 and -60 microprocessors are very similar to the -70 microprocessor, only the block diagram and circuit board descriptions are included in this section. Refer to the Schematic Manual for board descriptions.

3.1 6295 I/O TERMINATOR

This board contains inputs from and outputs to both the CPU and the disk. Its function in the microprocessor is providing proper terminations for all incoming and outgoing signals.

3.2 6395/6537 I/O TERMINATOR

These two boards perform similar functions for their individual disks. The main difference is that one board controls 2 floppy disk units (6395) and the other controls 3 floppy disk units (6537).

There are several functions which they perform:

- 1. Provide a sector count from the selected disk.
- 2. Provide step in and step out pulses for the selected disk as well as head load circuits for each.
- 3. Write clock circuit.
- 4. The remaining circuitry is concerned with gating read data, write data, or status conditions from the disk, or to the disk to their proper place.

On the 6395 there are two identical sector counter circuits, one for each disk and function is as follows: the sector pulses are divided by two, that is, every other pulse is counted. The reason for this is that in a single sector there is only room for 128 bytes of data, and we need a 256 byte data field. Thus the sector counter cycles from 0

to 15 rather than 0-31. During each revolution, the count is reset to 0 by index mark. These inputs are synchronized with the machine cycle by T4. The outputs of the two sector counters are input to a multiplexer whose input select line is controlled by the disk select line. The 6537 has 3 sector counters operating the same as the one just described. The major difference is in the data multiplexers; there are two, one to select between disks 0 and 1 and a second to select between the output of the first MUX and disk 2.

Head movement is controlled by R₆ and CNTRLG to step the head in and R₄ with CNTRLG to step it out. Head loading is controlled by R₂ and CNTRLG through signal ESG which is the result of these two being on. If any head is loaded, a status bit indicates this in the 2240 and 2243. However, this status bit is already used in the 640 and 740, therefore to insure that the head is loaded on a 640 and 740 it must be reloaded before each operation.

The write clock circuit is the same for both boards; 10 MHZ is divided by two then presented to a 7490 wired to allow BCD count. The outputs of this counter are gated to develop CLK and CLK1 which are connected to the 6399 board where the dual frequency format is developed. The reason for the additional circuitry in this area is that the bit cell is much longer on a floppy that on a Diablo. The 6395 has an additional difference in that it has place for a jumper in this circuit. The jumper in one position allows 10 MHZ to be used as the controller time base (2240), and in the other position 5 MHZ is used as the time base (640, 740).

The remaining circuitry is concerned with selecting the proper data or status information (Read data $_{0,1,2}$; Track \emptyset $_{0,1,2}$; File Ready $_{0,1,2}$; Read Clock $_{0,1,2}$) from the selected disk. Included also are circuits to distribute data and initialize the disk (File Unsafe reset 0,1,2; Write Enable 0,1,2; Write Data 0,1,2). Inputs from the CPU with terminations and outputs to the CPU and terminations are on this board also.

3.3 6296 DISK CONTROLLER

The 6296 board makes up one part of the microprocessor disk controller. Contained on this board is:

- 1. The K register (L16, L18).
- 2. The ALU function decoding circuitry (L14-11, L23-8, L5-3, L2, L3, L4).
- 3. The ALU and carry circuitry (L11, L20, L12-2-6-12, L13, L21, L22).
- 4. The A bus data selection multiplexers (L7, 8, 9, 10).
- 5. The calculator/disk status circuits (L1, 1A, 1B, 1C, L6, L23-6).

The K register receives inputs from either the calculator ($K_{SO}-K_{S7}$) or the C bus (C_0-C_7). Its inputs are selected by the state of signal KX which is derived from \overline{R}_8 or R_9 and \overline{WRI} . KX is normally high selecting the K inputs; it goes low for register instructions using the K register, thus selecting the C bus inputs. K register outputs are made available to the ALU through the A bus Multiplexer, or to the disk drive as track address bits via the 6295 board. The A bus multiplexer selects data from one of four sources: St_0 , St_1 , A register, or K register, and makes this data available to the ALU. The register is selected by the configuration of ROM bits R_8 and R_9 (Refer to Tables 1, 2 and 3 of Section 2.2.3).

The ALU function decoding circuits determine the type of instruction being performed by decoding ROM bits R_{11} thru R_{15} . When the instruction is decoded the appropriate output of L3 or L4 will go low and the diode matrix will determine the mode of operation of the ALU. The ALU has two modes of operation: arithmetic and logic. These are selected by the state of pin 8 on L11 and L20.

Logic high = logic functions
Logic Low = arithmetic functions

Once the mode is determined, the specific function must be selected; this is accomplished by \mathbf{S}_0 thru \mathbf{S}_3 inputs to L11 and L20. Below is a listing of configurations and there functions.

				Pin 8 = H	Pin 8 = L
s ₃	s ₂	s ₁	s ₀	LOGIC	ARITHMETIC
L	L	L	L	$F = \overline{A}$	F = A
L	L	L	H	$F = \overline{A + B}$	F = A + B
L	L	H	L	$\mathbf{F} = \overline{\mathbf{A}}\mathbf{B}$	$F = A + \overline{B}$
L	L	H	H	F = LOGIC 0	F = Minus 1 (2's comp.)
L	H	L	L	$\mathbf{F} = \overline{\mathbf{A}\mathbf{B}}$	F = A Plus AB
L	H	L	H	$F = \overline{B}$	F = (A + B) Plus AB
L	н	H	L	$F = A \oplus B$	F = A Minus B Minus 1
L	H	H	H	$\mathbf{F} = \mathbf{A}\overline{\mathbf{B}}$	F = AB Minus 1
H	L	L	L	$F = \overline{A} + B$	F = A Plus AB
H	L	L	Н	$\mathbf{F} = \overline{\mathbf{A} \oplus \mathbf{B}}$	F = A Plus B
H	L	Н	Ľ	F = B	F = (A + B) Plus AB
H	L	H	H	F = AB	F = AB Minus 1
H	H	L	L	F = LOGIC 1	F = A Plus A
H	H	L	H	$F = A + \overline{B}$	F = (A + B) Plus A
H	H	H	L	F = A + B	$F = (A + \overline{B})$ Plus A
H	H	H	H	$\mathbf{F} = \mathbf{A}$	F = A Minus 1

The carry circuit is used for arithmetic functions in conjunction with the ALU. It is also used as a status bit to indicate which disk is selected in a format operation. The carry flip-flop L22 is preset if the removable disk is selected and cleared if the fixed disk is selected.

The calculator/disk status circuits simply synchronize status conditions with the microprocessor timing cycle. LIC and LIB-11,3 gate calculator strobe and busy according to the type of information being transferred (address information or data). The only circuit remaining is found at zones A2 and A3 of the schematic. This logic configuration


decodes branch instructions. The signal \overline{BLC} is active for the four bit branches and the eight bit branches. Signal \overline{BC} is active only for eight bit branches. So if only \overline{BLC} is on, the processor is doing a four bit branch, if both are on $(\overline{BLC}$ and $\overline{BC})$, an eight bit branch is being performed.

3.4 6297 DISK CONTROLLER

The 6297 board is divided into the following sections:

- 1. Timing (Zones F, G, 6-11 on the 6297 schematic).
- 2. ROM instruction decoding (Zones C, D, E, 7-11).
- 3. B bus multiplexer (Zones D, E, 5 & 6).
- 4. RAM address registers (Zones D-G, 1-4).
- 5. IOB decoder (Zones C 2, 3).

Timing for the microprocessor is derived from a 10 MHZ crystal, the output of which is divided into the following timing sequence.



The processor cycle begins with T01 which loads data at the current RAM address into the RAM output register. T01 also loads the new ROM instruction into the ROM output register. $\overline{\text{T4}}$ is the microprocessor execution time, that is, the ROM instruction present on the ROM output register outputs is performed at T4 time.

At T3, a signal designated WR is generated; this begins the RAM write cycle which lasts 500 ns through T7. If data is going to be written in RAM, it can be done during this time. The last clock time is T6, 7 which loads a new RAM address either by incrementing, decrementing the present address or by loading a completely new address through a load auxiliary instruction. The machine cycle time for a 2260 is decreased from 1.6 usec to 1.4 usec.

The various ROM instructions are decoded on this board. The logic decodes the ROM bit configurations to determine:

- 1. Type of instruction.
- 2. Data used in branch commands.
- 3. Increment, decrement or load new memory address.
- 4. Whether to strobe selected register.
- 5. Whether RAM should be written in or not.
- 6. Whether a 4 bit or an 8 bit branch is being performed.

Each of the outputs of this decoding circuitry will change state if a particular ROM bit configuration is present. This happens at TO1 time and remains until a new ROM instruction is loaded.

The logic used to determine the type of instruction varies with the instruction. There are 5 different types of instructions which are decoded in the following manner:

1. Register Instructions

These instructions do not have any decoded outputs on this board unless the result of the instruction is to be stored in the selected register rather than RAM. This is indicated by L8 pin 7. This output goes low if the above condition is present. This line being low causes two things to happen; first it will cause memory address to be incremented by gating a count up pulse to L29 pin 5 at T4 time through L21 pin 6. Secondly, it will inhibit anything from being written in RAM for that entire machine cycle. This is accomplished through L4 pin 13 being low, forcing its output pin 12 high which results in signal WRI going low. This inhibits $\overline{R/W}$ from going low and writing in RAM. R_8 & R_9 indicate

the selected register by their binary configuration. With L4 pin 12 high L7 pin 6 allows the selected register to be clocked at T4 time, through L10 pins 4, 5, 6, or 7 depending on R_8 & R_q .

Immediate Instructions

Immediate instructions are identified by R_{15} , R_{14} and R_{11} being on. This configuration will inhibit memory address from changing by disabling 1/2 of L8 at pin 1. Immediate instructions use the ROM bits R_0 - R_7 as an operand. These bits have to be gated onto the B bus to be made available to the ALU. L8 pin 2 is low because of ROM bits R_{15} , R_{14} and R_{11} ; this selects the A inputs to multiplexer L19, L8 pin 2 also forces L4 pin 8 high selecting the B inputs to L32 and L33. This allows R_0 - R_7 to pass onto the B bus $(RM_0$ - RM_7). These instructions also inhibit writing in RAM through the same gating as mentioned in the previous instruction, and they strobe the selected register through L10 pins 4, 5, 6, or 7.

3. Branch Instructions

4

There are 2 major types of branch instructions; one type designated branch instructions which includes unconditional and 8 bit branches, and a second type designated MASK branch instructions. A branch instruction is decoded to determine first; the number of bits to be loaded as the new ROM address and secondly, to indicate which register bits are to be compared to MASK (high or low order). The first part of the decoding is done partly on the 6296 board which generates signals BC (active only for 8 bit branches) and BLC (active for both 4 and 8 bit branches). These signals are gated through L25 pin 6 and L15 pins 8 and 11 to generate BRI and BRO, which directly control the loading of the ROM address counter. If a 4 bit branch is decoded, only BRO will be active, and if an 8 bit branch is decoded both will be active. The second part of this decoding is done by 1/2 of L10. ROM bits R_{15} , R_{14} , R_{11} and R_{10} are decoded to determine if an unconditional branch is being performed L10 pin 10, if a branch high is in process L10 pin 11, or a branch low is being executed L10 pin 12. The outputs of this chip go on to set up the necessary conditions to execute the instruction. If an unconditional branch is decoded BR, which is the signal name for L10 pin 10, it turns on BRI and BRO. These two signals along with BR go to the ROM instruction counter and

enable it to load a completely new ROM address. Therefore, a branch to any step in the microprogram can be performed.

If a branch high, or branch low is decoded, BRH or BRL will be generated. These signals go on to select the high or low order register bits on the 6296, and gate the MASK bits to the high or low order B bus lines.

EXAMPLE 1. BRANCH HIGH

If a branch high is being executed. L10 pin 11 will be low. This is inverted and applied to L32 pin 15 which disables the chip causing its outputs to remain low. It also goes to the 6296 board to select the high order register bits. The signal from L10 pin 11 is also applied to L4 pin 10 which forces its output pin 8 high. This high is applied to L32 and L33 pin 1 selecting the B inputs to the multiplexer allowing the MASK bits to be put on to the high order lines of the B bus because BRL is low enabling L33.

EXAMPLE 2. BRANCH LOW

For a branch low instruction L10 pin 12 is low, inverted, and applied to L33 pin 15, disabling that chip thus keeping its outputs low. It also goes to the 6296 board and selects the low order register bits. That line (L10 pin 12) is also tied to L4 pin 11 forcing L4 pin 8 high, again, selecting the B inputs to L32 and L33. Since L19 pin 1 goes low only for immediate instructions, L19 allows the B inputs to appear on its outputs. With BRH low L32 is enabled allowing the MASK ROM bits to be on the low order lines of the B bus.

.

There are two instructions which remain to be decoded, one is the control command which is a controller function generating all commands to the disk or CPU e.g. turn on RDG or strobe 2200. This instruction's ROM bit configuration is much the same as an immediate instruction, thus

it is decoded in the same way with one exception. Both R_{10} and R_{11} are on, causing L8 pin 9 to go low resulting in a signal labeled CC which is tied to the 6296 ALU function decoding circuit.

4. Load Auxiliary Instruction

The last instruction is a load auxiliary; this is a means of setting the memory address to any location. This is accomplished by loading ROM bits $R_0 - R_9$, R_{12} and R_{13} , in the hex configuration of the address desired, into the RAM address register. This is accomplished with the following logic. Initially L10 pin 3 is high; this line goes to the select input of the RAM address multiplexer (L26, L30, L31). In this state the B inputs are selected and normal operating sequence is incremented at T4, then loaded into L27, L28, and L29 on the leading edge of T6, 7. When a load auxiliary instruction is decoded, the select line of the RAM address multiplexer goes low selecting the A inputs; this allows the ROM bits $(R_0 - R_0, R_{12}, R_{13})$ to be loaded as RAM address at T6, 7.

This circuit is used to determine whether disk address information or data is going to be sent from the 2200. If AB_6 - AB_8 equal 101, \overline{CAX} is active indicating that address information is being sent. If AB_6 - AB_8 equal 010 \overline{CAN} is active indicating data is being sent. These signals (\overline{CAX} and \overline{CAN}) go to the 6296 board where they are used as enabling signals for calculator strobe and \overline{CAX} is a status bit in ST_0 .

3.5 6298 ROM/RAM

The 6298 board is made up of the RAM with associated circuitry and the ROM with its circuits.

The ROM is the heart of the microprocessor and contains the instruction sequences that tailor it to the disk it is interfacing. The circuits associated with the ROM are:

- 1. ROM address counter.
- 2. ROM output register.
- 3. Hardware trap for format.
- 4. Hardware trap for prime.

The ROM address counter is made up of three 74161 ICs. These are controlled by a number of different means:

- 1. These counters can be incremented by the trailing edge of T4; this is the normal mode of operation.
- 2. They can be set to an address by loading $R_0 R_9$, R_{12} and R_{13} as that address. This is controlled by the various branch indicators $(\overline{BR}_0, \overline{BR}_1, \overline{BLC}, \text{ or } \overline{BR})$.
- 3. Prime from the calculator resets the ROM address to 0000 thru L35 pin 12 which is gated with format at L16 pins 9 and 10.
- 4. Format is a hardware trap generated by L35 pins 8 and 9; this forces the ROM address to 0100 which begins the format routine.

The PROMs are accessed two at a time thus making available 256 x 16 bit words. PROM chip select is controlled by IC8 and IC9. The hardware traps must therefore, function by controlling $\overline{IC8}$ and $\overline{IC9}$. Prime does a reset to the IC register thus forcing $\overline{IC8}$ and $\overline{IC9}$ to 00. Format also does this however, one side of the format flip-flop (L35 pins 8 & 9) is gated with $\overline{IC8}$ and $\overline{IC9}$ so that if $\overline{IC8}$ and $\overline{IC9}$ = 00, and the flip-flop is set, PROMs L4 and L8 are selected thus initiating the format routine. The 16 bit output of the PROMs is stored in an output register (L12, L13, L14, L15) at T01.

The RAM and its associated circuitry contain the following: RAM address (L28, 29, 30), input data select (L33, 34), RAM (L18-L25), and the RAM output register (L31, 32). At the beginning of the machine cycle at TO1, data at the present RAM address is loaded into the RAM output register and made available for processing. The next clock time begins the RAM write cycle which lasts 500 ms therefore, at instruction execution time T4, if anything is to be written in RAM, it is done at that time. Once all RAM operations have been concluded, the RAM address is changed; this is done on the trailing edge of T6, 7. The address loaded is that which was developed on the 6297 board.

The only remaining circuitry is L36 which is a one shot used to generate four strobes:

- 1. MCC data output enable.
- 2. CASTO calculator strobe.
- 3. DKST disk strobe line.
- 4. RSTR restore pulse to the disk.

These are all initiated by control instructions in the microprogram.

3.6 6299 DISK CONTROLLER

The 6299 contains the following circuitry:

- 1. Write clock and Write circuitry.
- 2. Read circuitry.
- 3. CRC circuits.
- 4. Memory Increment circuits (while reading or writing only).
- 5. Disk control circuits.

The write circuits operate in the following sequence. Data from memory is loaded one byte per machine cycle into the A register. From here it is serialized then combined with write clock to develop the dual frequency recording format used on the disk. This sequence continues until the 256 data bytes are written, then the two bytes of CRC are written and the write operation is terminated. The easiest way to explain the logic is to perform the above sequence. Once the decision has been made to write in the present sector, a control command is issued which turns on write gate and erase gate. ROM bits $R_0 - R_3$ are decoded by L39 to turn these on. One machine cycle later the actual writing of data begins when a control command turns on start write (STW) and PRC. PRC loads the word ready flip-flop (L35) with 1000 and clears the CRC register (L9, L10). When STW goes on, it starts write clock by removing a clear from L29 and L40. STW also enables the parallel to serial converter L34 to begin operating. To allow time for data separation circuits to synchronize when reading, the first few bytes written are zeroes.

When the word ready counter reaches a count of seven, L26 pin 6 will go low; this sets L15 pin 1 high. On the next write clock pulse, L15 pin 1 goes low again loading the next byte to be written on the disk into the A register. Since everything that is written on the disk is stored in RAM, RAM address has to be incremented for each byte written. When L15 pin 1 goes low it causes the first stage of the memory address flip-flop to be preset, then at TO1 time the second stage is set. This goes on to increment RAM address later in the machine cycle. This cycle continues until 256 bytes have been written on the disk. During the time the data is being written on the disk a cyclic redundancy code (CRC) is developed by the circuit consisting of L1, L2, L3 and L4. This CRC is shifted into a 16 bit shift register L9, L10, then written on the disk following data. This is done by monitoring the 512 RAM address bit; when it comes on the A register data select changes the data input from RAM to CRC register, byte #1. This is accomplished through L6 pins 3 and 6. After this byte is written on the disk, memory address is incremented again (address 513) causing two events to occur: first through L26 pin 12 and L7 pin 6, flip-flop L25 pin 15 is reset thus inhibiting memory address from incrementing and inhibiting anything else from going through the CRC circuit. Secondly, the A register input is again changed to allow the second byte of CRC to be written on the disk. At this point the write is complete and the microprogram waits to see sector pulse before terminating the operation. This consists of checking for errors and branching back to its ready routine.

When a read is requested, the procedure must be reversed thus, the circuitry is different however, some of the same circuitry is used but in a different manner. The read sequence is as follows: the separated clock and data are input to a serial to parallel converter, then loaded into the A register. As each byte is assembled then loaded into the A register, it is immediately made available to the RAM data inputs for storage. This sequence continues for the 256 bytes, then RAM is inhibited and the CRC is checked against the one that was developed when data was read. After this the operation is terminated if no errors were detected, or an error is flagged if any were detected. After the processor determines

that it is in the proper sector and a read was requested, the read begins. ROM bits $R_0 - R_3$ are decoded by L39 to turn on read gate and \overline{PRC} . This conditions the 03 flip-flop to monitor incoming data and flag the 03 byte, indicating that the next bit is data. Read gate also causes the A_2 , B_2 , \mathbf{C}_2 and \mathbf{D}_2 inputs to the A register to be selected and enables the serial to parallel conversion circuitry (L11, L12, and L23). When the 03 byte is detected the word ready counter (L35) is enabled allowing read clock to increment it. As each byte is assembled it is stored in the A register; when the RAM write cycle occurs the byte is written into memory, then the RAM address is changed by ADI as it was for a write. This cycle continues until all bytes in the data field have been read at which time the 512 address bit (ED9) will come on. When this bit is on the first byte of CRC is being read and the microprogram begins monitoring the 513 bit (EDO); this flags the 2nd byte of CRC. When the EDO comes on again, L25 is set (when WORD RDY comes on), as it was for a write, thus inhibiting memory from being incremented and keeps any more data from being shifted thru the CRC circuits. The termination routine includes checking of data integrity by checking the CRC. During the read operation all the data read has been shifted thru the CRC circuit thus, what is contained in the CRC register (L9 and L10) should be the same as that written on the disk if no errors occurred during the read. If the CRC written on the disk is allowed to shift through the CRC circuit the result should be zero. Therefore, to check the CRC this is done; then the microprogram does an M to A with the 512 address bit on which selects the CRC inputs to the A register loading the result into A. The A register is then checked for a zero value; if A equals zero no errors were found and the controller increments RAM to address 513 and checks the second CRC byte. If no errors are found, the controller returns to its ready routine monitoring OBS. If any errors were found in either CRC byte, the microprogram branches to an error routine flagging a data error.

In explaining the logic operations involved in a read and a write most of the 6299 circuitry is used. There are however, a few loose ends. The error flip-flop (L25 pin 11) checks four conditions from the disk.

- 1. Write Check (WTCK).
- 2. File Ready (FR).
- 3. Seek Incomplete (SI).
- 4. Logical Address Interlock (LAI).

If any one of these are active the flip-flop will be set. It can also be set internally by C_5 and $\overline{ST1}$ to indicate a controller error. Part of ST_0 is contained in L5, L13, and L23; these chips control:

- 1. Head selection (L5 pin 12).
- 2. Disk selection (L23 pin 11).
- 3. Controller ready/busy (L5 pin 9).
- 4. 5 or 10 meg operation (L13 pin 12).
- Format (L13 pin 9).

3.7 6399 DISK CONTROLLER

The 6399 board is operationally the same as the 6299. The differences are in the timing of the Write Clock. Since the floppy disk is much slower than the Diablo, the bit cell is much longer (4 usec as opposed to 640 ns) therefore, a change was necessary in the write clock to accomplish this. The error indication from the disk is reduced to one line indicating whether or not the file is ready. The only other differences are that one of the control and status bits are used differently. The erase gate output is not used to turn on erase gate but rather to turn on head load. The 1/2 TA status bit is used to generate the file unsafe reset signal.

3.8 MODEL 2230, 2240 AND 2260 MNEMONICS

A₀ - A₇ Output of the 'A' Register (6399 origin) 8 bit data path for data being read from disk to RAM.

ACU A Register count up.

ADI Address increment.

ADSS

Status indicator for Group II address.

BC

Goes low on execution of either Branch if Register = or \neq to 0. It, along with BLC enables for a 256 instruction branch.

BLC

Active during any of the branch instructions, $(= \text{ or } \neq 0, = \text{ or } \neq \text{MASK}, \text{ and branch on True or False}).$

 \overline{BR}

Unconditional Branch.

BRL

Branch low.

BRH

Branch high.

BRO

When on indicates max. jump of 16 steps.

BR1

When on indicates max. jump of 256 steps.

 $c_0 - c_7$

Output from ALU (6296 origin) 8 bit data path known as C-Bus. Carries data to selected registers as indicated by micro-instruction.

CAAD 1-3

Calculator addressing derived from $10B_1$, $10B_2$, and $10B_3$; they determine device selection, addressing, or data functions; also derived from $AD_6 - A_8$ in a 2200 perform the same job.

CABY

Calculator busy.

CAN

Made up from the IOB₁, IOB₂ and IOB₃. They distinguish the select address (group II) or a data transfer operation.

CAPM

Calculator prime.

CAST 1

Calculator strobe.

CC

Instruction set word used to decode $\overline{\text{CNTRL}}$

Control Command.

CLK

Clock for Write clock data.

CLK-1

Clock for parallel to serial conversions.

CNTRL

Control command generated by microprogram

to access peripheral functions.

CNTRLG

Control gate used to enable STEP IN STEP OUT

signals to stepping motors.

CWC

Prevents head loading on power up of disk

controller.

D SEL

Disk select.

DISL

Disk select.

ED₀₋₁₁

Outputs of the subroutine stack registers,

also make up the AD bits for memory addressing.

EJ2

Clock jumper point.

ERROR

File not ready indicator or may be set by C5

at STI time.

ESG

Erase gate.

FD

Fixed disk.

FH

Indicates adder output is not equal.

FHG

Controls the MODE CONTROL INPUT on the ALU for determining if the ALU will perform a logic function or an arithmetic function.

FILE UNSF RES L

Left file unprotected reset.

FILE UNSF RES R

Right file unprotected reset.

FMT

Format push-button.

FOMT

Format.

FR

File ready.

FRL

File ready left.

FRR

File ready right.

HESL

Head select.

INDEX L

Index mark input for left file.

INDEX R

Index mark input for right file.

KC₀₋₃S

Group address bits on front panel.

KC -

The "K" Register output High Order and Low Order

bits from the controller to the CPU.

KS₀₋₇

The "K" Register INPUTS (input to 6396) High Order, and Low Order bits of an 8 bit word

received from the CPU.

KR

K register strobe.

KSW

Key switch.

LD HD L

Load head left file.

LD HD R

Load head right file.

LIND

Left file indicator.

MCC

Strobe for Memory of controller to calculator.

MC₀₋₇

Buffered output from Controller memory (6399,

6299 origin).

M₀₋₇

MEMORY output (6298 origin).

10 MHZ

10 MHZ clock.

NOOP

No I/O operation.

 \overline{PM}

Prime.

PRC1

Preset redundancy check.

R₀ - R₁₅

16 BIT ROM output (6298 origin) make up the

Microinstruction set.

RM₁₋₇

Originates on the 6297/6597 from a multiplexed

selection of ROM bits or RAM bits.

RCLK

Read clock for left file.

LEFT

RCLK

Read clock for right file.

RIGHT

RCLK

Read clock.

 \overline{RD}

Removable disk.

RDDA

Read data. Serial data from disk.

RDDL

Read data from left file.

RDDR

Read data from right file.

RDG

Read gate. Selects A register inputs.

RDG

Read gate. Selects either C-Bus or A register

data as input to memory.

RIND

Right file indicator.

R/W

Input to Memory, low for Write and high for

Read. Memory is normally enabled to read.

SCT₀₋₄

Sector Mark from disk (6395 origin) Sector Count.

SCM

Sector mark pulse.

SECTOR LEFT

Sector mark input for left file.

SECTOR RIGHT

Sector mark inputs if on right file.

STEP IN L

Left Stepping motor increment (IN) towards

track 0.

STEP IN R

Right Stepping motor increment (IN) towards

track 0.

STEP OUT L Left Stepping motor decrement (out) towards hub center.

STEP OUT R Right Stepping motor decrement (out) towards hub center.

 $\overline{ST_0}$ Clock for status register 0.

STI Clock for status register 1.

STW Start write.

1/2 TA Half track address.

TRK 0 L Track zero sensing indicator for left file.

TRK O R Track zero sensing indicator for right file.

T (X) Timing which controls logic sequence in controller.

WCD Write clock data.

Word RDY Indicates 8 bits are ready for a R/W.

WR Clock for format.

WRI Inhibits data from calculator when high, enables when low.

٤,


WRITE ENBL R Right file write enables.

WRITE ENBL L Left file write enable.

WRITE DATA L Write data left file.

WRITE DATA R Write data right file.

WTG Write gate.



1 \$ WANG LABORATORIES (CANADA) LTD.

49 Valleybrook Drive Don Mills, Ontario M3B 2S6 TELEPHONE (416) 449-2175

Telex: 069-66546

WANG EUROPE, S.A.

Buurtweg 13 9412 Ottergem, Belgium TELEPHONE 053/704514

Telex: 26077

WANG DO BRASIL COMPUTADORES LTDA.

Rua Barao de Lucena No. 32 Botafogo ZC-01 20,000 Rio de Janeiro RJ, Brasil TELEPHONE 226-4326, 266-5364 Telex: 2123296 WANG BR

WANG COMPUTERS

(SO. AFRICA) PTY. LTD. Corner of Allen Rd. & Garden St. Bordeaux, Transvaal

Republic of South Africa
TELEPHONE (011) 48-6123

Telex: 960-86297

WANG INTERNATIONAL TRADE, INC.

836 North Street Tewksbury, Massachusetts 01876 TELEPHONE (617) 851-4111 TWX 710-343-6769

Telex: 94-7421

WANG SKANDINAVISKA AB

Pyramidvaegen 9A S-171 36 Solna, Sweden TELEPHONE 08/27 27 95

Telex: 11498

WANG NEDERALND B.V.

Damstraat 2 Utrecht, Netherlands (030) 93-09-47 Telex: 47579

WANG PACIFIC LTD.

902-3 Wong House 26-30, Des Voeux Road, West

Hong Kong TELEPHONE 5-435229 Telex: 74879 WANG HX

WANG INDUSTRIAL CO., LTD.

110-118 Kuang-Fu N. Road Taipei, China TELEPHONE 784181-3

Telex: 21713

WANG GESELLSCHAFT M.B.H.

Murlingasse 7 A-1120 Vienna, Austria TELEPHONE 85.13.54, 85.13.55

Telex: 74640 Wang a

WANG S.A./A.G.

Markusstrasse 20 CH-8042 Zurich 6, Switzerland TELEPHONE 41-1-60 50 20

Telex: 59151

WANG COMPUTER PTY, LTD.

55 Herbert Street St. Leonards, 2065, Australia TELEPHONE 439-3511

Telex: 25469

WANG ELECTRONICS LTD.

Argyle House Joel Street Northwood Hills Middlesex, HAG ILN TELEPHONE Northwood 28211

Telex: 923498

WANG FRANCE S.A.R.L.

Tour Gallieni, 1 78/80 Ave. Gallieni 93170 Bagnolet, France TELEPHONE 33.1.3602211

Telex: 680958F

WANG LABORATORIES GmbH

Moselstrasse 4 6000 Frankfurt AM Main West Germany

TELEPHONE (0611) 252061

Telex: 04-16246

WANG DE PANAMA (CPEC) S.A.

Apartado 6425 Calle 45E, No. 9N. Bella Vista

Panama 5, Panama TELEPHONE 69-0855, 69-0857

Telex: 3282243

WANG COMPUTER LTD.

302 Great North Road Grey Lynn, Auckland

New Zealand

TELEPHONE Auckland 762-219

Telex: CAPENG 2826

WANG COMPUTER PTE., LTD.

37, Hill Street Singapore 6, Republic of Singapore

TELEPHONE 333641, 321791 Telex: RS 23987 GENERCO

WANG COMPUTER SERVICES

836 North Street
Tewksbury, Massachusetts 01876
TELEPHONE (617) 851-4111

TWX 710-343-6769 Telex: 94-7421

DATA CENTER DIVISION

20 South Avenue Burlington, Massachusetts 01803 TELEPHONE (617) 272-8550



LABORATORIES, INC.

836 NORTH STREET, TEWKSBURY, MASSACHUSETTS 01876, TEL. (617) 851-4111, TWX 710 343-6769, TELEX 94-7421

Printed in U.S.A. 13-684 6-76-3.5C i. į

MICROPROCESSOR MANUAL OF MASS STORAGE DEVICES

ADDENDUM #1

APRIL, 1976

This addendum contains several corrections and updates. The microcode has been updated to include PROM changes in the program. The 6452 test board, with miniature lamp indicators and chassis mounted power supply, has been superceded by the 7069 test board capable of testing 6718 and 7018 boards. Schematics for 6718 and 7018 Printed Circuit Boards have also been updated.

Follow these instructions for incorporating the addendum into the Microprocessor Manual of Mass Storage Devices:

REMOVE PAGES

- 1. Table of Contents iii/iv.
- 2. Pages 41 thru 48, 59 thru 72.
- 3. Page 75/76 (E6718 Rev 8).
- 4. Page 77/78.
- 5. Page 79/80.
- 6. Page 81.

INSERT PAGES

- Table of Contents iii/iv
 Rev. 1.
- 2. Pages 41 thru 48, 59 thru 72 Rev. 1.
- 3. Page 75/76 (E6718 Rev 9).
- 4. Page 77/78 (E6718 Rev 9).
- 5. Page 79/80 (E7018 Rev 13).
- 6. Page 81/82 (E7018 Rev 13/ E7029 Rev 1).




TABLE OF CONTENTS .

1.	INTR	INTRODUCTION					
2.	MODE	L 2270	MICROPROCESSOR	1			
	2.1	MODEL	2270 SIMPLIFIED THEORY OF OPERATION	1			
		2.1.1	Read Only Memory	3			
		2.1.2	Random Access Memory	4			
		2.1.3	Arithmetic/Logic Unit	6			
		2.1.4	Register Structure	6			
	2.2	THE IN	STRUCTION SET - HARDWARE CONTROL VIA SOFTWARE	9			
		2.2.1	General	9			
		2.2.2	Instruction Categories	10			
		2.2.3	Instruction Set Summary	15			
			2.2.3.1 Introduction	15			
			2.2.3.2 Instruction Set Examples	22			
			2.2.3.3 Typical Microprogram	31			
		2.2.4	Model 2270 Microprogram	36			
	2.3	HARDWA	ARE OPERATIONAL THEORY	52			
		2.3.1	Introduction	52			
		2.3.2	Timing	52			
		2.3.3	Input to Microprocessor from CPU	53			
		2.3.4	Output of Microprocessor to Disk	54			
		2.3.5	Input from Disk to Microprocessor	55			
		2.3.6	Output from Microprocessor to CPU	55			
•		2.3.7	Disk Control Operations	55			
		2.3.8	Sector Counter	57			
		2.3.9	Cyclic Redundancy Check	57			
		2.3.10	Format Routine	57			
	2.4	TROUBL	ESHOOTING PROCEDURES	59			
		2.4.1	Introduction	59			
		2.4.2	Familiarization with Physical Layout of Test Units	59			
		2.4.3	Operational Use of Test Units	61			
		2.4.4	6718/7018 Repair	62			

	2.5	MODEL 2270 DIAGRAM AND SCHEMATICS	7 2
	2.6	MODEL 2270 SIGNAL MNEMONICS	85
3.	MODE	L -30, -40 AND -60 MICROPROCESSORS	93
	3.1	6295 I/O TERMINATOR	93
	3.2	6395/6537 I/O TERMINATOR	93
	3.3	6296 DISK CONTROLLER	95
	3.4	6297 DISK CONTROLLER	97
	3.5	6298 ROM/RAM	101
	3.6	6299 DISK CONTROLLER	103
	3.7	6399 DISK CONTROLLER	106
	3.8	MODEL 2230, 2240 AND 2260 MNEMONICS	106
	3.9	MODEL 30 BLOCK DIAGRAM	113

				03-0026-1
	0058	8D20	LA	Cyl. Byte Loc.
BYTES N RAM	0059	F900	K and IM	Clr K Reg.
₹ X	005A	E901	K add IM	Add 1 to K
œ z	005B	956A	Br K ≠ MH	$Br \neq 307.2us$
READ HEADER B AND STORE IN	005C	EC95	CNTRL-1	RDG On
용	005D	ECB5	CNTRL-1	PRC On
무유	005E	A21E	BOTL	BR WR = 1
	005F	1400	A to M(+1)	Cyl. Byte to M
READ AND	0060	B2E0	BOFL	BR WR = 0
A A	0061	1400	A to M(+1)	Sec. Byte to M
	0062	ECB5	CNTRL-1	PRC
	0063	8D20	LA	Cyl. Byte
	0064	2100	M to K(N)	Cyl. Loc. to K
	0065	8DE9	LA	Track Address
(0	0066	5D00	$K \oplus M(+1)$	1 See footnote
S	0067	DDA3	BR K ≠ 0	Track Error
BŸTES ADDRESS	0068	2100	M to K(N)	Sec. to K Reg.
YDI Y	0069	8D21	LA	Sector Byte
80	006A	5D00	K ⊕ M(+1)	2 See footnote
安臣	006В	DDA8	BR K ≠ 0	Sector Error
EA!	006C	8D31	LA	Status Loc.
王灵	006D	C980	K or IM	CRC Error
Ä E	006E	4900	K or M(-1)	CRC ER to M
COMPARE HEADER WITH REQUESTED	006F	F900	K and IM	Clr K
Z I	0070	A745	BITH	Br Carry On
ე ჳ	0071	8D10	LA	1st Add Byte
	0072	2100	M to K(N)	1st byte to K
	0073	B5B5	BKFH	BR If Read
<u></u>	0074	897B	UB 1 TV	Br to Write
	0075	F900	K and IM	Clr K Reg.
	0076	8C00	LA	Data Buffer
	0077	E901	K add IM	Add 1 to K Reg
1ST.	0078	95B7	K ≠ MH	Br ≠ 563.2us
	0079	F900	K and IM	Clr K Reg
ER ER	007A	ECA5	CNTRL-1	PRC
- INCLUDES HIGH ORDER	007В	A21B	BOTL	BR WR = 1
ے ا	007C	1400	A to M(+1)	Data to Mem
I	007D	8880	UB	Br Check AD8
- H	007E	C904	K or IM	Des Com I CDC Base
шо	007F	88C4	UB	Br Send CRC Err
EAI	080	A225	BOTL BOFL	Br AD8 On
56	0081	B2E1	BIJET.	
				BR WR = 0
Ä۲	0082	1400	A to M(+1)	Data to Mem.
ND R(0082 0083	1400 A225	A to M(+1) BOTL	Data to Mem. Br AD8 On
READ RO	0082 0083 0084	1400 A225 887B	A to M(+1) BOTL UB	Data to Mem. Br AD8 On Br Wait for WR
READ ROUTINE - FORMAT (READ I	0082 0083 0084 0085	1400 A225 887B A215	A to M(+1) BOTL UB BOTL	Data to Mem. Br AD8 On
READ RO FORMAT	0082 0083 0084 0085 0086	1400 A225 887B A215 1400	A to M(+1) BOTL UB BOTL A to M(+1)	Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC)
READ RO FORMAT	0082 0083 0084 0085 0086 0087	1400 A225 887B A215 1400 B2E7	A to M(+1) BOTL UB BOTL A to M(+1) BOFL	Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC)
READ RO FORMAT	0082 0083 0084 0085 0086 0087 0088	1400 A225 887B A215 1400 B2E7 EC90	A to M(+1) BOTL UB BOTL A to M(+1) BOFL CNTRL-1	Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read
	0082 0083 0084 0085 0086 0087 0088	1400 A225 887B A215 1400 B2E7 EC90	A to M(+1) BOTL UB BOTL A to M(+1) BOFL CNTRL-1 CRC to A(+1)	Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read 1st CRC to A
	0082 0083 0084 0085 0086 0087 0088 0089	1400 A225 887B A215 1400 B2E7 EC90 2401 DCA3	A to M(+1) BOTL UB BOTL A to M(+1) BOFL CNTRL-1 CRC to A(+1) BR A ≠ 0	Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read 1st CRC to A BR If CRC Err
	0082 0083 0084 0085 0086 0087 0088 0089 008A 008B	1400 A225 887B A215 1400 B2E7 EC90 2401 DCA3 2001	A to M(+1) BOTL UB BOTL A to M(+1) BOFL CNTRL-1 CRC to A(+1) BR A ≠ 0 CRC to A	Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read 1st CRC to A BR If CRC Err 2nd CRC to A
CHECK FORMAT	0082 0083 0084 0085 0086 0087 0088 0089 008A 008B	1400 A225 887B A215 1400 B2E7 EC90 2401 DCA3 2001 DCA3	A to M(+1) BOTL UB BOTL A to M(+1) BOFL CNTRL-1 CRC to A(+1) BR A ≠ 0 CRC to A BR A ≠ 0	Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read 1st CRC to A BR If CRC Err 2nd CRC to A BR If CRC Err
	0082 0083 0084 0085 0086 0087 0088 0089 008A 008B	1400 A225 887B A215 1400 B2E7 EC90 2401 DCA3 2001	A to M(+1) BOTL UB BOTL A to M(+1) BOFL CNTRL-1 CRC to A(+1) BR A ≠ 0 CRC to A	Data to Mem. Br AD8 On Br Wait for WR B WR = 1 (1st CRC) B WR = 0 (2nd CRC) Stop Read 1st CRC to A BR If CRC Err 2nd CRC to A

 [⊕] Requested track with track read
 ⊕ Requested sector with sector read

	008F	8DEA	LA	Sector Loc.
ال		2000	M to A(N)	Sector to A
CHECKS SECTOR TOR COUNT FMT READ	0091	D80F	A (+) IM	
SOU	0092	8007	BR A = ML	BR = Sector 15
ಸ್ತ	0093	2000	M to A(N)	Sector to A
불웅불	0094	E801	A add IM	Add 1 to Sect
O ⊢ Œ	0095	1000	A to M(N)	Next Sctr to M
	0096	8828	UB	Look Next Sctr
CYLINDERS DURING	0097	1800	A to M(-1)	
30.5	0098	2000	M to A(N)	Cyl to A Reg.
ZZ	0099	E8FF	A add IM	A Reg - 1
7 K	009A	1000	A to M(N)	Next Cyl to M
ပ်ဝ	OOOB	D8FF	A 🕀 IM	•
A G	009C	DC9F	BR A ≠ O	Br to Step HD
Z 품 C	009D	FB00	STI and IM	Clr Carry
S EE	009E	8800	UB	Br to Stop Fmt
윤윤	009F	ECD4	CNTRL-1	Step Head
S ST AT	00A0	FC23	CNTRL-2	ST 10 ms
젊습聚	00A1	A241	BOTL	Br 10 ms On
KEEPS CHECKING AND STEPS HEAD FORMAT READ	00A2	8828	UB	Look Next Sctr
	00A3	EC84	CNTRL-1	Stop Read
	00A4	8D31	LA	Status Loc.
	00A5	2000	M to A(N)	Status Loc. To A
•	00A6	C808	A or IM	Trk Error Bit
	00A7	1000	A to M(N)	Trk Error To M
	8A00	EC84	CNTRL-1	Stop Read
	00A9	F900	K and IM	Clr K Reg
	00AA	8D30	LA	Err Count
	00AB	2000	M to A(N)	Err Count To A
	00AC	E801	A add IM	Add 1 to Count
	OOAD	1400	A to M(+1)	Err Count To M
ROUTINE	OOAE	0000	NOOP	Not Used
	00AF	0000	NOOP	Not Used
20	00B0	A082	BATL	Br 8 Errors
		8828 B7D4	UB DT WIL	Br Reread Sctr
Š	00B2	B7B4	BIFH	Br Carry Off
ERROR	00B3 00B4	899D	UB	BR FMT Retry
ш		2000	M to A(N)	Status to A
	00B5 00B6	F900 B478	K and IM BAFH	Clr K Reg.
	00B0 00B7	887E	UB	Br Fmt Byte Err
	00B7	A08B	BATL	CRC Er to 2200 Br Trk Err
	00B6	C902	K or IM	02 to K
	00B9	88C4	UB	Sect. Err to 2200
	OOBB	A419	BATH	Br if HD Moved
	OOBC	C810	A or IM	BI II HD MOVED
	OOBD	1000	A to M(N)	HD Moved Stat→M
	OOBE	8D10	LA	1st Addr. Byte
	OOBF	2000	M to A(N)	1st Byte to A
	00C0	C820	A or IM	150 Byte to 11
	00C1	8911	UB	Br to Zero HD
ш		F900	K and IM	Clr K Reg.
D 081	00C3	C9C0	K or IM	Rein Reply
AN	00C4	8D32	LA	*
_ S ≣	00C5	1100	K to M(N)	
RS	9 00C6	B676	BOFH	Wait KBD
FIRST AND LAST STROBE TO CPII	2 00C7	FC13	CNTRL-2	Strobe to 2200

^{*} Address, error or reinitialize to 2200.

(CONTINUED) RING FOR FIRST E OF ANY OPERATION				
AT	00C8	FB00	STI and IM	Clr Carry
RS.	00C9	ECOO	CNTRL-1	Clr Busy
ED OP	00CA	FC00	CNTRL-2	Clr Select
B ~ ≻	00CB	8000	LA	Data Buffer
I G S	00CC	F800	A and IM	Clr A Reg.
N S L	00CD	8D30	LA	Error Count
<u> </u>	OOCE	1400	A to M(+1)	Clr Err Count
HA H	OOCF	1400	A to M(+1)	Clr Status Loc.
E G G	00D0	1400	A to M(+1)	Fmt Retries
PRIME (CON PREPARING STROBE OF	00D1	1400	A to M(+1)	Clr Loc. 33
	00D2	1400	A to M(+1)	Clr Loc. 34
	00D3	8DOF	LA	011 10C: 34
	00D4	A624	ВОТН	Look 2200 Str.
	00D5	B6D5	BOFH	Look End Str.
ADDRESS 1 CPU	00D6	A618	ВОТН	Br Not Reint
8.5	00D7	88C2	UB	Br to Reint
95	00D7	0400	NOOP (+1)	Mem (+1)
IAL A FROM	00D9	1100	K to M(N)	Addr Byte to M
INITIAL TES FRON	OODA	E801	A add IM	Add 1 to A
	00DB	B67B	BOFH	Wait KBD
ES	00DC	FC13	CNTRL-2	Str to 2200
3 I BYT				
നമ	OODE	A03F	BATL UB	BR = 3rd Byte
	00DE 00DF	88D4 0000	NOOP	Look Next Byte
		0000		Delay
SS	00E0		NOOP	Delay
ES ES	00E1	8D10	LA Water A(11)	1st Addr Byte
Ë	00E2	2400	M to A(+1)	lst Addr Byte→A
CHECK FOR ILLEGAL ADDRESS	00E3	9007	BR A ≠ ML	Br Ill Addr
ب ک	00E4	2400	M to A(+1)	2nd Addr Byte→A
× 6	00E5	9407	BR A ≠ MH	Br Ill Addr
	00E6	B03A	BAFL	BR ≠ Ill Addr
동급	00E7	F900	K and IM	Clr K Reg
	00E8	C901	K or IM	Hex 01 to K Reg
	00E9	88C4	UB TY	I11 Addr→2200
	OOEA	F900	K and IM	Clr K Reg
	OOEB	BOED	BAFL	Br 256 Bit Off
	00EC	C910	K or IM	Hex 10 to K Reg
	OOED	BODF	BAFL	BR 512 Bit Off
	OOEE	C920	K or IM	Hex 20 to K Reg
CONVERSION	00EF	2800	M to A(-1)	3rd Addr Byte→A
SI.	00F0	B472	BAFH	Br 128 Bit Off
Ä	00F1	C908	K or IM	Hex 08 to K Reg
<u> </u>	00F2	B4B4	BAFH	Br 64 Bit Off
응	00F3	C904	K or IM	Hex 04 to K Reg
<u>~</u>	00F4	B4D6	BAFH	Br 32 Bit Off
5	00F5	C902	K or IM	Hex 02 to K Reg
SECTOR	00F6	B4E8	BAFH	Br 16 Bit Off
	00F7	C901	K or IM	Hex 01 to K Reg
~ 3	00F8	8DE9	LA	Trk Loc.
TRACK	00F9	1500	K to M(+1)	Trk Loc. to M
. 2 2	OOFA	F80F	A and IM	Mask Hi Bits
—	OOFB	1000	A to M(N)	Sctr Loc→M
	OOFC	2100	M to K(N)	Sctr to K
	00FD	F803	A and IM	
	OOFE	1000	A to M(N)	
	OOFF	6000	A add M(N)	

TRACK & SECTOR CONVERSION (CONT'D)	0100 0101 0102 0103 0104 0105 0106 0107	2000 6000 F800 B1B5 C801 B177 C802 6000	M to A(N) A add M(N) A and IM BKFL A or IM BKFL A or IM A add M(N)	Clr A Reg.
SELECT DESIRED DISK FROM CONVERSION	0108 0109 010A 010B 010C 010D 010E 010F 0110	8D10 2000 B6BF A41D 880F FC02 8810 FC01 8810	LA M to A(N) BOFH BATH UB CNTRL-2 UB CNTRL-2 UB	lst Add Byte lst Byte to A Br Disk #3 BR Disk #2 BR Sel Disk #1 Sel Disk #2 Br Ck Hdld Fi Sel Disk #3 Br Ck Hdld Fi
LOAD HEAD & SELECT APPROPRIATE TRACK ADDRESS	0111 0112 0113 0114 0115 0116 0117 0118 0119 011A 011B 011C 011D 011E 011F 0120 0121 0122 0123 0124	EC80 8DE9 2100 B6BB A41C 8D25 A42E 2000 A48D 8821 8921 8923 8925 F800 1000 8821 8D27 8917 8D26 8917	CNTRL-1 LA M to K(N) BOFH BATH LA BATH M to A(N) BATH UB UB UB UB LB UB LA UB	Load Head Trk Addr Trk Addr to K Br Disk #3 Br Disk #2 D #1 Trk Loc. Trk Err, Zero HD Trk Loc. to A Al Rdy Zero HD Br to Zero HD Br Trk 3 Loc. Br Trk 2 Loc. Clr A Reg Set Trk Loc. to 0 Br to Zero HD Disk #3 Trk Loc. Disk #2 Trk Loc.
STEP HEAD TO DESIRED TRACK	0125 0126 0127 0128 0129 012A 012B 012C 012D 012E 012F	F87F C980 1100 D87F 3C00 A74D D8FF 8933 E801 EC80 ECC0	A and IM K or IM K to M(N) A ① IM A ADD M(+1) BITH A ① IM UB A ADD IM CNTRL-1	Br Carry On Add 1 to A Set Dir 77 Step Head

STEP HEAD TO DESIRED TRACK (CONTINUED)	0130 0131 0132 0133 0134 0135 0136 0137 0138 0139 013A 013B	FC23 A241 E8FF CC39 B7B6 892E EC90 ECD0 8930 FB00 FC23 A24B	CNTRL-2 BOTL A add I BR A = 0 BIFH UB CNTRL-1 CNTRL-1 UB STO and IM CNTRL-2 BOTL	Start 10 ms Br 10 ms Subt. 1 From A Br Carry Off Set Dir+0 Step Head C/R Carry Start 10 ms Br 10 ms On
HEAD MOVED PREVIOUSLY? POSSIBLE RETRY	013C 013D 013E 013F 0140 0141 0142	8D31 2000 0000 0000 B4E3 8828 88C2	LA M to A(N) NOOP NOOP BAFH UB UB	Status Loc. Status to A Br HD not moved Br to R/W BR to Reint
ANSWER LAST ADDRESS BYTE	0143 0144 0145 0146 0147 0148 0149 014A 014B	8D10 2800 B675 FC13 A44C A628 B6D9 B6E2 8957 F800	LA M to A(-1) BOFH CNTRL-2 BATH BOTH BOFH BOFH UB A AND IM	lst Add Byte Wait KBD Str To 2200 Br If Write Wait 2200 Str Wait End Str Wait KBD CLR A Reg
DATA FROM CPU (WRITE)	014D 014E 014F 0150 0151 0152 0153 0154	8C00 A62E B6DF A612 88C2 1100 89C0 0000	IA BOTH BOFH BOTH UB K to M(N) UB NOOP	Data Buffer Wait Str Wait End Str Br Not Reint Br to Reint Data Byte to M Br to Gen LRC Not Used
ACCEPT LRC BYTE FROM CPU	0156 0157 0158	0000 EC84 8828 . F900	NOOP CNTRL-1 UB K and IM	Not Used Bsy On Br to Write Clr K Reg
RAM LOCATION OF CONTAINS A 00 BYTE	0159 015A 015B 015C 015D 015E 015F 0160 0161 0162 0163	8D10 2800 B67C FC13 0000 0000 8C00 A48E F800	LA M to A(-1) BOFH CNTRL-2 NOOP NOOP LA BATH A and IM	1st Add Byte Wait KBD Str to 2200 Delay Delay Delay Data Buffer Br If compare Clr A Reg

SEND DATA & CRC ON READ	0164 0165 0166 0167 0168 0169 016A 016B	B674 FC13 0000 0000 6C00 B2D4 1000 B67B FC13	BOFH CNTRL-2 NOOP NOOP A ADD M(+1) BOFL A to M(-1) BOFH CNTRL-2	Wait KBD Str to 2200 Delay Delay Generate LRC Br AD8 Off LRC to Mem Wait KBD LRC to 2
DATA FROM CPU FOR WRITE COMPARE	016D 016E 016F 0170 0171 0172 0173 0174 0175 0176 0177 0178 0179	88C8 A62E B6DF 5D00 CD73 C8FF A225 896E A625 B6D6 8009 88E7 F900 898A	UB BOTH BOFH K M(+1) BR K = 0 A or Im BOTL UB BOTH BOFH BR A = ML UB K and IM UB	Br to Beg Wait 2200 Str Wait End Str * Br Data Compare Br AD8 On Br to Compare Wait 2200 Str Wait End Str B No Err On Comp Br Send Err Clr K Reg
WRITE ROUTINE (WRITE HIGH ORDER 1ST)	017B 017C 017D 017E 017F 0180 0181 0182 0183 0184 0185 0186 0187 0188 0188 0189 018A 018B 018C 018D 018E 018F	EC84 F800 F900 E901 959E 8DF9 ECA6 ECA6 A716 EC80 88E7 A223 A717 B7E8 EC80 B2D5 B2D5 F900 88C4 0000	CNTRL-1 A and IM K and IM K ADD IM BR K ≠ MH LA CNTRL-1 CNTRL-1 BITH CNTRL-1 UB BOTL BITH BIFH CNTRL-1 BOFL BOFL K and IM UB NOOP NOOP	Stop Read Clr A Reg Clr K Reg Add 1 to K Br ≠ 460.8us WTG PRC Br Sm On Stop Write Br Send Err Br AD8 On BR SM ON BR SM OFF Stop Write Br AD8 Off Br Rdy Err Clr K Reg Last Byte→2200 Not Used Not Used
100 MS DELAY TO CHECK FORMAT INSTRUCTION LEGITMATE	0190 0191 0192 0193 0194 0195 0196 0197 0198	F800 FB00 FC23 A243 E801 90A1 A748 8800	A and IM STI AND IM CNTRL-2 BOTL A ADD IM BR a ≠ ML BITH UB	Clr A Reg Clr Carry Start 10 ms Br 10 ms Add 1 to A BR ≠ 10 (100 ms) Br Carry On Br to Prime Br to Fmt

^{*}Data read with data from 2200

COUNT FORMAT RETRIES	0199 019A 019B 019C 019D 019E 019F 01A0 01A1 01A2	0000 0000 A74D 88E7 8D33 2000 E801 1000 A043 89B0	NOOP NOOP BITH UB LA M to A(N) A ADD IM A to M(N) BATL UB	Not Used Not Used Br Carry On Err to 2200 Format Retries Add 1 to A Reg. Br = 4 Retries
FLASH FORMAT LIGHT	01A3 01A4 01A5 01A6 01A7 01A8 01A9 01AA 01AB 01AC 01AD 01AE	F800 E801 FC23 A246 90F4 F800 FC00 E801 FC23 A24C 90FA FC04	A AND IM A ADD IM CNTRL-2 BOTL BR A ≠ ML A and IM CNTRL-2 A ADD IM CNTRL-2 BOTL BR A ≠ ML CNTRL-2 BOTL UB	Clr A Reg Add 1 to A START 10 ms Br 10 ms On Br A ≠ 15 (150 ms) Clr A Reg Turn Off D1 Add 1 to A Start 10 ms BR 10 ms On Br A ≠ 15 (150 ms) Turn on DK1
BRANCH TO RETRY FORMAT	01B0 01B1 01B2 01B3 01B4	F800 8DE9 1400 1400 880F	A and IM LA A to M(+1) A to M(+1) UB	Clr A Reg Trk Loc. Clr Trk Clr Sector Br to Retry
	01B5 01B6 01B7 01B8 01B9 01BA 01BB 01BC 01BD 01BE 01BF 01C0 01C1 01C2 01C3 01C4 01C5 01C6 01C7 01C8 01C7 01C8 01C9 01CA 01CB 01CC	0000 0000 0000 0000 0000 0000 0000 0000 0000	NOOP NOOP NOOP NOOP NOOP NOOP NOOP NOOP	Generate LRC Br AD8 On Br to Next Byte Wait 2200 Str Wait End of Str LRC Loc LRC to M * Br LRC Bad Br to Write Br to Send Error

^{*} \bigoplus LRC byte from 2200 with LRC byte generated.

	01D0	EC00	CNTRL-1	Turn Off RDG
	01D1	8C00	LA	Mem to 00
	01D2	F900	K and IM	Clr K Reg
	01D3	F800	A and IM	Clr A Reg
	01D4	C955	K or IM	55 to K
	01D5	C8AA	A or IM	AA to A
	01D6	1000	A to M(N)	AA to M
	01D7	5100	$K \oplus M(N)$	FF in Mem
	01D8	2000	M to A(N)	FF to A
	01D9	E801	A ADD IM	Add 1 (result 0)
	01DA	DCD0	BR A \neq 0	ndd I (ICDdIC 0)
	O1DB	7D00	K and M(+1)	Result to K
	01DC	9150	BR K ≠ ML	BR 1 4-bit # 1
	01DD	9550	BR K ≠ MH	Br 10 40-bit # 1
	01DE	7100	K and M	A A
	OIDE O1DF	4100	K or M	A
	01DF 01E0	2800	M to A(-1)	
Σ				Dogult to A
\$	01E1	5C00	A (+1)	Result to A
TEST/EXERCISING PROGRAM	01E2	7C00	A and M(+1)	Result to A
P.	01E3	CCE5	BR A = 0	
9	01E4	89 DO	UB	
\leq	01E5	E801	A ADD IM	Add 1 to A
IIS	01E6	1400	A to M(+1)	n 100 oss
2	01E7	B2D5	BOFL	Br AD8 Off
띶	01E8	1000	A to M(N)	
/E	01E9	2100	M to K(N)	_
ST	O1EA	8C00	LA	Mem→O
Ξ.	O1EB	5D00	K ⊕ M(+1)	Result to K
	01EC	911C	BR K ≠ ML	B ≠ 01
	01ED	8C02	LA	
	O1EE	5100	к 🕀 м	Result to M
	01EF	2400	M to A(+1)	
	01F0	E901	K ADD IM	Add 1 to K
	01F1	A224	BOTL	Br AD8 On
	01F2	CCEE	BR A = 0	
	01F3	89F3	UB	
	01F4	FC00	CNTRL-2	Deselect Drives
	01F5	FC01	CNTRL-2	Sel Disk 3
	01F6	EC80	CNTRL-1	Load HD 3
	01F7	FC02	CNTRL-2	Sel Disk 2
	01F8	EC80	CNTRL-1	Load HD 2
	01F9	FC04	CNTRL-2	Sel Disk l
	O1FA	EC80	CNTRL-1	Load HD 1
	01FB	В77В	BIFH	Br Sm Off
	01FC	A78C	BITH	Br Sm On
	01FD	A71D	BITH	Br HD Loaded
	01FE	B7EE	BIFH	Br HD Unloaded
	01FF	8800	UB	

2.4 TROUBLESHOOTING PROCEDURES

2.4.1 INTRODUCTION


The purpose of these test units is to observe internal microprocessor conditions and to exercise, via manual control, all microprocessor functions.

Two versions of 2270 test units exist: one board for use with the 6718 only (a 6769 tester) and another capable of testing both the 6718 and 7018 (a 7069 tester). The 6769 test board has the test cables for testing the 6718 hard-wired to the 6769. The 7069 has three 36 lead ribbon test cables for testing the 7018 hard-wired to the 7069 and, five IC sockets to connect the test cables to the 6718 board.

Schematic diagrams for the 6769 and 7069 testers are included at the end of this section.

2.4.2 FAMILIARIZATION WITH PHYSICAL LAYOUT OF TEST UNITS

Version 1 - 6769 Tester



Version 2 - 7069 tester




CHART 2.4.1

	ON 6718 PCB	PART #	7069 PCB CONN
CABLE# 1	T.P.s	(None) 16 Lead Ribbon	J5
CABLE# 2	T.P.s	881000	J1
CABLE# 3	T.P.s	860000	J2 ·
CABLE# 4	T.P.s	883000	J3
CABLE# 5	T.P.s	882000	Ј4
6718 PCB T.P.	S	654-1157R	

CHART 2.4.2

7069 PCB	PART #	7018 PCB
J6	220-3013	P 9
J7	220-3013	P7
Ј8	220-3013	P8

NOTE:

Pin 1 of each test cable fingerboard from the 7069 PCB must plug into pin 1 of each female test connector on the 7018 PCB.

If a pin on the new tester cable breaks, the cable must be replaced. The cable and test points for the 6718 board can be ordered domestically and internationally through the Home Office.

2.4.3 OPERATIONAL USE OF TEST UNITS

Each set of light indicators (labeled accordingly) represent current outputs of the following:

- 1. Designated Registers

 A register $(A_7 A_0 \text{ indicators})$ K register $(K_7 K_0 \text{ indicators})$ ST₀, ST₁ registers $(C_7 C_0 \text{ indicators})$
- 2. ALU Output $(C_7 C_0)$ indicators)
- 3. ROM Output $(R_{15} R_0)$
- 4. ROM Address (IC₈ IC₀)
- 5. RAM Output Register $(M_7 M_0)$
- 6. RAM Address $(AD_8 AD_0)$; 6769 $(MA_7 MA_0)$; 6452
- 7. CRB (CPU Ready/Busy); 6452

Item 3 is actually dual purpose; indicators R_{15} - R_0 can also represent a manually set ROM instruction, to be used in lieu of (supercedes) 6718 ROM outputs. Such manually introduced commands to

the microprocessor are set on ROM bit switches $S_{15} - S_0$ (See pictorials and schematics of 6769 and 7069). The ROM switch at schematic coordinates H, 14 (both 6769, 7069) must be in the UP position to allow indicators $R_{15} - R_0$ to display manual settings of ROM bit switches $S_{15} - S_0$. Use of this feature follows in proceeding text.

Item 4, ROM Address indicators ${\rm IC}_8-{\rm IC}_0$ can be used in conjunction with the Compare Switch to halt the microprogram at any step manually preset on switches ${\rm SI}_9-{\rm SI}_0$ (${\rm SI}_9$ should always be UP; AUTO/STEP in AUTO mode). Halt occurs when the indicators ${\rm IC}_{8-0}={\rm switch}$ settings. Two other switches control test unit operation: the AUTO/STEP toggle switch and the STEP pushbutton microswitch. With AUTO/STEP in the STEP mode, the microprocessor will complete one cycle each time the STEP pushbutton is depressed. When the AUTO/STEP switch is in the AUTO mode, and the STEP pushbutton is depressed once, the microprocessor begins to cycle continuously.

If a Halt was performed at a desired step by using the COMPARE switch (DOWN = ON), the microprogram will continue if the STEP pushbutton is depressed. To disable the COMPARE halt function, turn the COMPARE switch OFF (UP). The COMPARE feature is useful for stopping the microprocessor so that key points in the microprogram may be monitored. Monitoring key points in the program sometimes reveals exactly where the microprocessor is failing. Also, some failures occur only during full speed ("on the fly") operation and may not occur during manual stepping of given routine.

Again, note that when manually stepping through the microprogram, the IC may not continue past certain locations. This condition could be normal if the present command is a conditional branch command (e.g. a situation where the microprogram branches on itself until a condition is met).

It may be desirable to do a single command repeatedly, particularly if the command is suspected of intermittent failure. To accomplish

this, place AUTO/STEP in the AUTO mode, ROM switch OFF (disable ROM output; enable S_{15} - S_0 manually simulated command), and depress the STEP pushbutton. The manually set ROM command will execute repetitively.

Generally speaking, a good procedure for manual checkout of the microprocessor would be to manipulate data from register to register, using Register commands and Immediate commands. Control Commands verify communication to CPU or Shugart disk drive. Load Auxiliary commands will verify contents and proper addressing of RAM.

Hands-on use is the most valuable tool for developing solid approaches to microprocessor troubleshooting with these test units.

2.4.4 6718/7018 REPAIR

The following items are required to aid in the repair of the 6718/7018 board:

- 1) The outline of the microcode steps involving a format, write and read (Section 2.2.4).
- 2) The flow charts and microprogram (Section 2.2.4).
- 3) The 2270 Test/Exercise program (at end of this section).

By using the outline of the microcode steps and the A=B comparator output test point on the 6769 light board, the subroutine in which a failure occurs can be located. The 2270 Test/Exercise program is a necessary aid in checking the manual operation of the microprocessor and the manipulation of data from register to register using register, immediate, control and load auxiliary commands.

TROUBLESHOOTING PROCEDURE

- 1. Check board visually for shipping or handling damage.
- 2. Load the board with tested PROMs (if applicable) and RAMs.
- 3. Check voltages with oscilloscope for noise and proper level.
- Operate system (attempt a format, write and read) to check for failure.

- a. Flex board lightly while operating system to check for possible opens or shorts.
- b. Observe 2200 for any error codes.
- 5. Cut jumpers on board at L100-5 and L87-6 on the 6718 (Do not remove any jumpers on the 7018) and install light board.
- 6. Recheck voltages to insure against intermittent errors due to increased load.
- 7. Set the light board switches as follows:
 - a) S/R switch must be down or in ROM position.
 - b) AUTO/STEP switch to AUTO (up).
 - c) ON/OFF switch to ON (Compare switch).
 - d) SI9 switch must always be in the up position for testing 6718 and 7018 boards because the ROM only requires 512 addresses.
 - e) SI8-0 switches should be set within the failing routine, as listed in the abbreviated microprogram in Section 2.2.4. Preferably the SI switches should be set between the starting or lowest step and the point of failure.

The board is now ready for troubleshooting. As an example, it will be assumed that a 6718 board is failing during a format command (for this example, the board fails at step 002F). The basic approach to locating the step that is failing is to use the abbreviated format routine listed in Section 2.2.4.

Set the IC switches at some address in the middle of the format routine, for instance, step 001F. Depress the format button on the disk. When the program reaches step 001F and stops (with the comparator switch on the light board in the ON position), this indicates that all steps up to but not including step 001F are good. Next, set the IC switches on the light board to 0031. Depressing the format switch again causes the disk to begin formatting, however, because step 002F is faulty (no exclusive OR command), the disk will hang-up and never reach step 0031.

As a result, the problem is known to be somewhere between steps 001F and 0031, and with the same logical approach as above, it will be found that step 002F is failing.

The Test/Exercise program can be used to check basic data manipulation from register to register and a majority of the instructions. As a general rule, if a disk does not complete a format routine, the problem can be found using this program. Under normal conditions, the exercise program should run completely to the end and unconditionally branch to step 0000 and finally prime out at step 0004 waiting for a 2200 strobe.

To use the test/exercise program, an unconditional branch must be given via the light board to step 01D0. This is accomplished by setting the switches in the following manner:

- a) Set the AUTO/STEP switch in the STEP position (down).
- b) ON/OFF switch to OFF (UP) or non-compare position.
- c) S/R switch to S (up) position.
- d) S 15-0 switches to equal $89D0_{16}$.
- e) Depress the STEP pushbutton.
- f) Put the AUTO/STEP switch to AUTO (up).
- g) Place the S/R switch to R (down) and insure that the RI indicators are decoding ECOO (this is the first step of the exercise program).
- h) Depress the step pushbutton; this initiates the program.
- i) If a failure occurs, use the same procedure as outlined in the above paragraphs.


2270 TEST/EXERCISE PROGRAM


		·
STEP	CODE	COMMENTS
01D0	EC00	Turn RDG off. Deselect the disk from A register.
01D1	8C00	Load memory address to 00.
01D2	F900	Clear K register.
01D3	F800	Clear A register.
01D4	C955	Put 55 in K register.
01D5	C8AA	Put AA in A register.
01D6	1000	Puts contents of A register (AA) in Loc. 00. NO PCH or -1.
01D7	5100	igoplus K register with Loc. 00 result should be FF in 00.
01D8	2000	Loc. 00 to A register.
01D9	E801	Add one to A register result 00.
01DA	DCD0	Branch to D0 if $A \neq to 0$.
Oldb	7D00	AND K register with Loc. 00 PC+1 Result 55 in K.
01DC	9150	Branch to DO low 4 Bits in $K \neq 5$.
01DD	9550	Branch to DO High 4 bits in $K \neq 5$.
01DE	7100	AND K register with Loc. 01.
01DF	4100	OR K register with Loc. 01 result 55 in 01.
01E0	2800	Loc. 01 to A register PC-1 result 55 in A.
01E1	5C00	A register with Loc. 00 result AA to A register PC+1.
01E2	7C00	AND A register with Loc. 01 result 00 to A register PC+1.
01E3	CCE5	Branch to E5 if A register = 0.
01E4	89D0	Branch to D0 because of ERROR A \neq 0.
01E5	E801	ADD one to A register.
01E6	1400	A register to present memory address PC+1.
01E7	B2D5	Branch to E5 if AD8 not on.
01E8	1000	FE is contents of A register to Loc. 512.
01E9	2100	Loc. 512 to K register.
01EA	8C00	Set memory address to 00.
01EB	5D00	igoplus K register with Loc. 00 FF + FE result 01 in K PC+1.
01EC	911C	Branch to self if not 01 in K register.
01ED	8C02	Set memory address to 02.
Olee	5100	memory with K register result to memory.
01EF	2400	Memory to A register PC+1.
01F0	E901	Add one to K register.

01F1 A224	Branch to F4 if AD8 on.
O1F2 CCEE	Branch to EE if $A = 0$.
01F3 89F3	Branch to self if ERROR A $\neq 0$.
01F4 FC00	Deselect all disks.
01F5 FC01	Select Disk #3.
01F6 EC80	Load Head D #3.
01F7 FC02	Select disk #2 deselect all others.
01F8 EC80	Load Head D #2.
01F9 FC04	Select disk #1 deselect all others. ←
O1FA EC80	Load Head D #1.
01FB B77B	Branch to self head unloaded.
O1FC A78C	Branch to self head loaded.
O1FD A71D	Branch sector mask low.
O1FE B7EE	Branch sector mask High.
01FF 8800	Branch to prime routine.

At this point go to Auto and hit the step pushbutton. The program should delay at OIFC for approximately 600 MS until the head unloads; if the sector counter is working the program will increment through OIFD & OIFE to the prime routine.

THIS PAGE IS INTENTIONALLY LEFT BLANK







THIS PAGE IS INTENTIONALLY LEFT BLANK


2.5 MODEL 2270 BLOCK DIAGRAM AND SCHEMATICS


Each block of the diagram to follow is numbered; the integrated circuits which comprise each numbered block are listed below on three pages. The block diagram and the IC listing should be used to further comprehend the "HARDWARE OPERATIONAL THEORY" section of this publication.


BLOCK #	INTEGRATED CIRCUITS UTILIZED
1	L1-12/13, L9-8, L9-6, L8-12/13, L9-4, L8-9/8, L34-8/9/11/12, L17-8/9/11/12, L7-8/9/11/12
2	L16-4/7/9/12, L25-4/7/9/12
3	L2-4, L2-2, L2-12, L73-15, L76-3 thru 6 and 10 thru 13.
. 4	L95-11, L84-13, L73-10/11
5	L82-3, L94-10, L83-3
6	L71, L92, L108
7	L74-11, L104-2
8	L38, L55, L54, L37
9	L53, L36, L45, L46-6, L46-3, L46-11
10	L72-11
11	L74-8
12	L95-6
13	L51-6
14	L102-8, L102-6, L102-11, L102-3, L72-6, L72-8, L82-8, L46-8, L1-8/9
15	L67, L66
16	L18, L5, L15, L4, L12
17	L18, L5, L15, L4, L12
18	L11, L10, L6, L3
19	L98-3
20	L30-11, L47-10, L31-6, L48-6











I.C. LOCATION	W. L. AO.	TERM TOV	TERM +5VR
L1,8,93	376-0005	//	4
L2,9,10,11,20,31,87. 104.	376-0010	7	14
L3, 6, 66, 67	376-0138	8	16 -
14.5,12,15,26,37,38,54,55	376-0048	8	16
L7,17,34	376-0011	10	5
413,14	376-0099	12	24
116,22,23,24,25	376-0082	8	16
L18,45,65,78,79,80,81	376-0098	8	16
L19,27	376-0056	7	14
121	376-0025	7	14
L 28, 29	376 - 0028	7	14
L 30,43,49.51,68,95,102.108	306-0002	7	14
L32,39	376-0096	8	16
L33	376-0012	. 7	14
135,44,63	376-0080	8	16
136,76,88	376-0102	7	14
140,57,82,98,105	376-0081	7	14
L41, 69, 72, 74, 97, 99, 103	376-0093	7	14
442,50	376-0049	8	16
L46	376-0036	. 7	14
147, 52,84	376 - 0016	7	14
L48, 85	376-0003	. 7	14
L53	376-0097	. 8	16
L56,73,107	376-0007	1.3	5
L 58,70,86	376-0053	8	16
159,60,61,62	377-0308	ð	.22
1.64	376-0119	8	16
L77,92,101	376-0066		
L75	376-0047	8	16
L77	376-0073	10	5
L83	376-0126	1	8
L89,100	376-0029	7	14
190,91		L	24
L 96, 106	376-0006	7	14
4169,110	376-0094	8	16
LIII .	378-0452RI		12
L112	378-0454RI		12
L113 0	318-,0453R1		12
L114	378-0455RI		12
494	376-0180	7	14

COMPONENT	W. L . NO.
R1, 5-19, 22, 24-34, 36, 57, 59 64-67, 72, 73, 75, 77, 80-94, 114, 115 120	330-302
R2,37,38, 21	330-402
R3	330-2012
R4	330-601
R2C ·	330-501
R23,35	330-204
R39-44, 50,51	331-0010
R45 .	331-3016
R46	330-305
R47,55,63	336-100
R48, ,52,53,60	330-304
R54 R56	330-205
	330-30/
R 58	330-302
R61	330-202
R62,69	330-3016
R68	330-202
R70,7/	330-202
R74,76,95-97	
R78,79	330-206
R98-113	330-306
RII6	330-203
R117-119	330-308
C1, 2, 48, 49, 50	
C3,19	300-2010
C4,7	300-190
C5,II	300-206
C8	300-305
C20-22 0	300-403
C10	300-1900
C13,16,C23-47	300-190
C14	300-3054
C15	300-1100
C/7	300-1010
CIB	300-139
<u>c9</u> ·	300-402
XTAL	321-000
	1
01-31, 42-44,46,47	380-100
D32	380-210
D33, 34.	380-3004
D35, 36, 39, 40	380.400
D37	380-205
	380-206
D41	380-203.
D41 D45 -	
	375-1024
D45 ·	
D45 - Q1	375-1024 375-102
D45 - Q1 - Q2 - Q3	375-102 375-102 375-103
D45' - Q1 Q2 Q3 TRANSIPAD (LG)	375-102 375-102 375-103 375-900
D45 Q1 Q2 Q3 TRANSIPAD (LG) HEATSINK (BIRTCHTER)	375-102 375-102 375-103 375-900 375-901
D45 Q1 Q2 Q3 TRANSIPAD (LG) HEATSINK (BIRTCHTER) D48	375-1024
D45 Q1 Q2 Q3 TRAYSIPAD (LG) HEATSINK (BIRTCHTER)	375-102 375-102 375-103 375-900 375-9010 380-2120

JI, 4-6 JZ JZ JZ JZ ZR SKT LOW PROFIL IE PIN I.C. SOCKET Z.C. PAD 16 PIN ZZ PIN I.C. SOCKET II PIN I.C. SOCKET JC. PAD 16 PIN ZZ PIN I.C. SOCKET	12 13 5.P. SKT. LOW PROFIL. 6. PIN I.C. SOCKET M. PIN I.C. SOCKET 6.C. PAD 16 PIN 622 PIN I.C. SUCKET				VENT	
J3 T.P. SKT. LOW PROFIL 16 PIN I.C. SOCKET 24 PIN I.C. SOCKET 1C. PAO 16 PIN 22 PIN I.C. SOCKET	J3 T.P. SKT. LOW PROFIL. & PIN I.C. SOCKET TA PIN I.C. SOCKET T.C. PAD 15 PIN T.Z. PIN I.C. SOCKET	U	4-6			
T.P. SKT. LOW PROFIL 16. PIN I.C. SOCKET 24. PIN I.C. SOCKET I.C. PAD 16. PIN 22. PIN I.C. SOCKET	C.R. SKT. LOW PROFILE & PIN I.C. SOCKET APN I.C. SOCKET T.C. PAD IS PIN T.C. PAD IS PIN T.C. SOCKET	12				
IE PIN I.C. SOCKET 24 PIN I.C. SOCKET I.C. PAD IS PIN 22 PIN I.C. SUCKET	E PIN I.C. SOCKET 24 PIN I.C. SOCKET I.C. PAD 16 PIN 22 PIN I.C. SOCKET	J3				-
IE PIN I.C. SOCKET 24 PIN I.C. SOCKET I.C. PAD IS PIN 22 PIN I.C. SUCKET	E PIN I.C. SOCKET 24 PIN I.C. SOCKET I.C. PAD 16 PIN 22 PIN I.C. SOCKET					
24 PIN I.C. SOCKET I.C. PAD 16 PIN 22 PIN I.C. SOCKET	PA PIN I.C. SOCKET I.C. PAD IS PIN IZ PIN I.C. SUCKET	7. F	SKT.	LOW	PRO	-16
24 PIN I.C. SOCKET I.C. PAD 16 PIN 22 PIN I.C. SOCKET	PA PIN I.C. SOCKET I.C. PAD IS PIN IZ PIN I.C. SUCKET					
I.C. PAD IS PIN 22 PIN I.C. SUCKET	T.C. PAD 16 PIN 22 PIN I.C. SUCKET	16	PIN I.	c. 50	CKE	r
22 PIN I.C. SUCKET	2 PIN I.C. SUCKET	24	PIN I.	c. 50	CKE	7
		T.0	. PAD	16 F	N/	
IA PIN I.C. SOCKET	4 PIN I.C. SOCKET	22	PIN I	r.c. :	OCK	ET
-		14	PIN :	r.c. :	SOCK	ET
						-

W.L.NO. 3°0-2011 654-1188 654-1172

654-1157

