# TEXAS INSTRUMENTS

## Improving Man's Effectiveness Through Electronics



MANUAL NO. 946245-9701 ORIGINAL ISSUE 15 JUNE 1977 REVISED 15 APRIL 1978

C Texas Instruments Incorporated 1977, 1978

All Rights Reserved, Printed in U.S.A.

The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques or apparatus described herein, are the exclusive property of Texas Instruments Incorporated.

No <u>copies</u> of the information or drawings shall be made without the prior consent of Texas Instruments Incorporated.

(a	T	<b>A</b>	C	E	r	E	ø	T	R	9	E.	Ð	A	P	R	C	
3	8	U		6	ľ		V		i.	U	<u>,</u>		Ρ.	U	5	S	

INSERT LATEST CHANGED PAGES DESTROY SUPERSEDED PAGES

Note: The portion of the text affected by the changes is indicated by a vertical bar in the outer margins of the page.

Model 990 Computer TMS 9900/9980A Emulator and Buffer Modules Installation and Operation Manual (946245-9701)

Total number of pages in this publication is 64 consisting of the following:

PAGE NO.	CHANGE NO.	PAGE NO.	C	HANGE NO.	PAGE NO.	CHANG NO.
Cover	0					
Effective Pages	0	:				
	0					
1-1 - 1-10	0			•		
2-1 - 2-14	0					-
8-1 - 3-22	0		•	•.		
4-1 - 4-10	0					
Alphabetical In	1					
ndex-1 - Index	<b>.</b> -2 0					
<b>User's Respons</b>	e		•			•
Business Reply	0					
Cover Blank	0					
Cover	0					
	•					

#### PREFACE

This manual provides installation procedures, interface requirements, programming information and operation instructions for the emulator and buffer modules of the AMPL\* Microprocessor Prototyping Lab. When employed with an FS990 System, these modules provide a convenient, effective tool for TMS 9900 and TMS 9980A microprocessor prototyping – both hardware and software development from the breadboard stage through the fully operational system.

A series of depot-level manuals are available for customers desiring to provide their own depotlevel maintenance.

This manual is organized into four sections including:

I General Description – Provides a general description of the AMPL Microprocessor Prototyping Lab.

II Installation – Describes details of unpacking, mounting, and cabling the system.

III Programming – Provides interface data necessary for generating software for the requirements of the particular installation.

IV Operation – Describes loading, controls, and normal operating procedures.

The following publications contain additional information related to the AMPL Microprocessor **Prototyping** Lab.

Title	Part Number
Model 990 Computer Model TMS 9900/TMS Emulator and Buffer Depot Maintenance Mar	
Model 990 Computer Logic State Trace Data Module Installation and Operation Manual	946241-9701
Model 990 Computer Logic State Trace Data Module Depot Maintenance Manual	946242-9701
AMPL Microprocessor Prototyping Lab Syste Operation Guide	em 946244-9701
Model 990 Computer Diagnostics Handbook	945400-9701
Model 990 Computer/TMS 9900 Microproces Assembly Language Programmer's Guide	sor 943441-9701
Model 990/4 Computer System Hardware Re Manual	ference 945251-9701

\*Texas Instruments Trademark

Title	Part Number	
Model 990/10 Computer System Hardware Reference Manual	945417-9701	
Model 990 Computer Peripheral Equipment Field Maintenance Manual	945419-9701	
990 Computer Family System Handbook	945250-9701	<b>د</b>

#### TABLE OF CONTENTS

#### Paragraph

Title

Page

#### SECTION I. GENERAL DESCRIPTION

1.1	Introduction
1.2	The Emulator Module
1.3	The TMS 9900 or TMS 9980A Buffer Modules
1.4	Interface Description
1.4.1	Emulator Module Operation 1-7
1.4.2	Buffer Module Operation 1-8

### SECTION II. INSTALLATION

2.1	General
2.2	Planning
2.3	Unpacking
2.4	Installing the Emulator and Buffer Modules 2-2
2.5	Cabling Configurations
2.5.1	
2.5.2	Target System Connectors
2.5.3	System Clock Selection

#### SECTION III. PROGRAMMING

3.1	General	3-1
3.2	Interface Information	3-1
3.3	Programming Definitions	3-1
3.3.1	Hold	
3.3.2	Trap	3-1
3.3.3	Memory Selection	3-1
3.3.4	Memory Control	3-1
3.3.5	Run	3-1
3.3.6	Halt Sequence.	
3.3.7	Trace	
3.3.8	Breakpoint	3.4
3.3.9	Interrupt	
3.3.10	Trace Module Interface	34
3.3.11	DMA Restrictions	3.4
3.3.12	CRU to Emulator Data/Control Definitions	34
3.4	Example Program Routines	3-6
3.4.1	TGTRUN, Run the Target System	3-6
3.4.2	TREAD, Target Memory Read.	3.9
3.4.3	TWRIT, Target Memory Write	-10
3.4.4	EBRK, Set Emulator Breakpoint	-11

۷

## TABLE OF CONTENTS (Continued)

Paragraph	Title	Page
3.4.5	ETRC, Setup Emulator to Trace	
3.4.5	Subroutines	
3.4.0	GETREG, Get Target Systems CPU Registers	
3.4.7	SETREG, Set Target CPU Registers	
	SECTION IV. OPERATION	
4.1	General Procedures	4-1
4.2	TMS 9900 Buffer/Target Microprocessor Interface Requirements	4-1
4.3	TMS 9980A Buffer Electrical Characteristics	4-4
4.3.1	TMS 9980A Buffer Switching Characteristics	4-8
4.4	Precautions	4-8
4.5	Controls and Indicators	4-9
4.5.1	Clock Select Switch	4-9
4.5.2	Hold Acknowledge Indicator	4-9
4.6	Program Loading	4-9
4.7	Special Maintenance.	4-9
	LIST OF ILLUSTRATIONS	
	EIST OF ILLOSTRATIONS	
Figure	Title	Page
1-1	Typical AMPL Microprocessor Prototyping Laboratory	
1-2	Typical Prototyping Laboratory Configuration	••••••••••
1-3	Emulator Module	
1-4	Buffer Module with Interface Cables	
1-5	Emulator/Buffer and Interconnect Cables	
1-6	AMPL System Block Diagram	1-9
	Model 990/4 Computer 13-Slot Chassis Configuration for TX990 with 911 VDT	
2-1	Model 990/10 Computer 13-Slot Chassis Configuration for TX990 with 911 VDT.	
2-2	Model 990/10 Computer 13-Slot Chassis Configuration for TX990 with 913 VDT	
2-3	Model 990/10 Computer 13-Slot Chassis Configuration for TX990 with 913 VDT.	
2-4	Model 990/10 Computer 13-Slot Chassis Commended DX10 Configuration without	it CRU
2-5	Expansion Chassis	
• (	Model 990/10 Computer 13-Slot Chassis Recommended DX10 Configuration with C	RU
2-6	Expansion Chassis	
	Model 990/10 Computer 13-Slot CRU Expansion Chassis Recommended DX10 Con	figuration 2-6
2-7	Emulator/Buffer Cable Connections at Emulator.	
2-8	Emulator/Buffer Cable Connections at Emulator.	
2-9	Trace Module and Emulator Module Interconnecting Cable	
2-10	Installation of Buffer Cables and Connector at TMS 9900 Target System	
2-11	Installation of Buffer Cables and Connector at TMS 9900 Target System Installation of Buffer Cables and Connector at TMS 9980A Target System	
2-12	Buffer Module	
2.13	Butter Module	

vi

ParagraphTitlePage3-1CRU to Emulator Data Control Word Format.3-23-2Emulator to CRU Data Status Word Format.3-34-1TMS 9900 Microprocessor Clock Timing4-54-2TMS 9900 Microprocessor Signal Timing4-54-3TMS 9980A External Signal Timing Diagram4-10

LIST OF ILLUSTRATIONS (Continued)

#### **LIST OF TABLES**

Table	•	Title	Page
1-1	*.	FS990 Peripheral Equipment.	. 1-6
2-1		Part Numbers for Emulator/Buffer Components	. 2-2
3-1 3-2		CRU to Emulator Bit Definitions	
4-1 4-2		Maximum Operational Ratings TMS 9900 Recommended Operating Conditions	
4-3		TMS 9900 Electrical Requirements Over Recommended Operating Conditions (Unless Otherwise Noted)	. 4-3
4-4	· .	TMS 9900 Microprocessor Timing Interface Requirements (Over Full Range of Recommended Operating Conditions)	4-4
4-5		TMS 9900 Microprocessor Switching Interface Characteristics (Over Full Range of Recommended Operating Conditions)	
4-6		TMS 9980A Buffer Unit Signal Loads	
4-7		TMS 9980A Buffer Output Drivers	4-6
4-8		TMS 9980A Timing Requirements	
4-9	•	TMS 9980A Buffer Switching Characteristics	

LE)

#### SECTION I

#### GENERAL DESCRIPTION

#### **1.1 INTRODUCTION**

The AMPL\* Microprocessor Prototyping Laboratory is an integrated system of hardware and software used in the development of microprocessor systems. The AMPL system provides all the tools necessary for hardware and software development and checkout, so that the designer will have the means to build a fully operational microprocessor developmental prototype. Figures 1-1 and 1-2 illustrate the basic system implemented to interface with the designer's microprocessor breadboard (target system).

As indicated in these figures, the AMPL system consists of five major units including:

- FS990 (or DS990) host computer 990/4 (optionally, 990/10) computer with a minimum of 24K memory which controls and exercises the complete system. The system software which executes in the computer provides the control necessary to simulate an operational environment for the target system and to check the operation of the proto-type hardware and software under dynamic operating conditions.
- Emulator module (figure 1-3) -- operates in conjunction with the buffer module (TMS 9900 or TMS 9980A) to permit the host computer to control the user's microprocessor chip to debug the user's hardware and software. The emulator module contains an 8K-byte user memory and a 256-word address trace memory that can optionally be placed in the user microprocessor's address space.
- Buffer module (figure 1-4) houses the controlling microprocessor chip (TMS 9900 or TMS 9980A) and connects to the microprocessor IC socket in the target breadboard to effect the interface between the AMPL system and the target system.
- Trace module an optional software-controlled logic state recorder used for both hardware and software checkout. This module contains a 256-word trace memory which can be synchronized with the address trace memory on the emulator module for expanded debugging capabilities.
- Peripheral equipment -- a partial list of 990 Computer terminals and mass data storage equipment available for use with the FS990 system is provided in table 1-1. These peripheral devices increase the potential for using the prototyping system both as a micro-processor prototyping aid and as a high-performance minicomputer data processing center.

Functional description and specifications for the emulator and buffer modules are contained in the following paragraphs. For a full description of the prototyping system, refer to the AMPL Microprocessor Prototyping Laboratory System Operation Guide, part number 946244-9701.

#### **1.2 THE EMULATOR MODULE**

The emulator module is contained on a circuit board (figure 1-3) that plugs into a full-width CRU slot in the 990 Computer chassis. The emulator accepts data, address and control information from the host computer and provides the memory and control functions to communicate with either the TMS 9900 or TMS 9980A buffer module (figure 1-4). The emulator

\*Texas Instruments Trademark

#### Table 1-1. FS990 Peripheral Equipment

Model	Name
911 VDT	Video Display Terminal
FD800	Dual Floppy Disk
733 ASR *	Data Terminal with cassettes
743 KSR *	Data Terminal
804 *	Card Reader
810 *	Line Printer

NOTE: \*indicates optional equipment

module and associated buffer module (figure 1-5) provide for AMPL system software control for debugging and error analysis in the target system software and hardware. The target system is exercised by programmed address trace, breakpoint, and data storage of problem states. The emulator contains an 8K-byte program memory and a 256-word trace control memory which may be placed within the microprocessor's address space. The emulator module also contains provisions for interfacing with an optional trace module to increase the capability of the AMPL system to trace the microprocessor's address or data bus.

#### 1.3 THE TMS 9900 OR TMS 9980A BUFFER MODULES

The TMS 9900 (or TMS 9980A) buffer module houses the TMS 9900 (or TMS 9980A) chip which controls the microprocessor emulation. The buffer module is then connected to the user's target system through the microprocessor chip socket on the target breadboard. The interface includes control, data, clock, and memory address signals. Two-way gated tri-state drivers are employed to emulate the high impedance microprocessor interfaces for the 8-bit or 16-bit data bus and the 16-bit address bus. The buffer module also has an internal clock for testing and standalone operation. The internal clock may be disabled through a screwdriver-actuated switch accessible through a hole in the top of the module. This permits use of the clock circuits in the target system. In the TMS 9900 buffer, logic is employed to detect phase overlays to guard against microprocessor thermal damage.

#### **1.4 INTERFACE DESCRIPTION**

The buffer module interconnects the AMPL system to the user's breadboard through flat cables and a plug that install in the user's target microprocessor socket as shown in figure 1-6. The cabling for these interconnections is shown with the buffer module in figure 1-5. The buffer module also uses two 50-line ribbon cables for connecting to the emulator card connectors. The emulator and optional trace modules each plug directly into the chassis backpanel of the 990 host computer to interface with the computer's CRU bus. Figure 1-5 shows the emulator board edge plugs for the buffer module and trace module interface cables. The optional trace module control and data interface cables are routed to the emulator module on two ribbon cables which connect to the outer edge connectors of the module. The trace module may also be connected directly to selected test points on the target system breadboard by means of a ribbon cable extension and buffered clip-on test probes.



Figure 1-5. Emulator/Buffer and Interconnect Cables

**1.4.1 EMULATOR MODULE OPERATION.** See figure 1-6. The emulator module operates in conjunction with the software in the FS990 Computer and the control circuits in the buffer module to simulate real-time control and monitoring of target system operations. The emulator functions are:

- Controls access to the emulator's on-board target microprocessor.
- Contains programmable breakpoint logic to permit halting of microprocessor operations when a prespecified address appears on the address bus. Also sends the indication to trace module when the present memory address equals the value in the breakpoint register.
- Contains trace control logic that permits storing of memory addresses in the 256-word trace memory in either a continuous mode (overwrites old data until breakpoint is detected) or noncontinuous mode (halt when memory is full).
- Contains a maskable interrupt circuit that generates an interrupt for the FS990 each time the microprocessor is halted or detects a breakpoint.
- Contains CRU interface logic to permit communications between the serial CRU I/O bus in the FS990 system and the parallel memories and registers in the emulator.
- Contains a memory timing circuit that operates synchronously with TMS 9900/TMS 9980A memory cycles to generate an end of cycle indication to the emulator module (and trace module).

- Issues hold and trap commands to the microprocessor in response to CRU commands from the FS990.
- Accepts trace hold commands from trace module for synchronized operation.
- Contains provisions for synchronized operation with the trace module for expanded hardware and software debugging capabilities.
- Breakpoint comparison can be qualified by instruction acquisition (IAQ) to limit breakpoint to write cycles only or to instruction acquisition only.
- Tracing in the emulator can be qualified by IAQ so that only instruction accesses are recorded.

1.4.2 BUFFER MODULE OPERATION. See figure 1-6. The buffer module contains the microprocessor element (chip), memory address decoding logic, clock generator, and several networks of 3-state drivers required to interface the emulator module with the target system hardware. Through the use of an on-board clock circuit, the microprocessor can be exercised for software development before target hardware is available. When system hardware is ready for checkout, the on-board clock is disabled through a screwdriver-actuated switch, and the user's clock is used as the system clock.

The TMS 9900 buffer module includes a phase-overlap circuit that automatically removes power from the microprocessor and issues a clock error signal to the emulator if phase overlap is detected on clock phases 2 and 4. This prevents possible thermal damage to the microprocessor. The buffer module also provides overvoltage protection for the microprocessor.

The TMS 9980A buffer provides a source of CKIN (pin on the 9980A) for non-target system operation of the buffer. Clock error status is not supported since the four phases of the system clock are generated on the TMS 9980A chip.

#### SECTION II

#### INSTALLATION

2.1 GENERAL

This section provides instructions for the installation and checkout of the emulator and buffer modules. This section also details the planning requirements and unpacking instructions for these modules. To provide a basic operable system for initial checkout of the emulator and buffer modules, their interface to the computer and essential peripherals are referenced.

#### 2.2 PLANNING

The emulator module requires one full slot of the Model 990 Computer CRU interface, from which it obtains power for itself and its associated buffer. These power requirements are as follows:

+5 volts	2.9A typical
+12 volts	0.7A typical
-5 volts	2 ma typical

The host computer can employ a variety of peripheral devices as described in Section I; however, minimum equipment required for checkout and operation of the emulator and buffer modules includes the FS990 system (990/4 or 990/10 Computer, interactive console device (773, 913, 911), FD800 dual floppy disk and TX990/TXDS operating system software) and AMPL software. Installation, operation and programming for the computer and peripherals are provided in their respective installation and operation manuals, and in the *Model 990 Computer/TMS 9900 Microprocessor* Assembly Language Programmer's Guide (part number 943441-9701).

#### 2.3 UNPACKING

Except when they are shipped installed in the 990 Computer, the emulator and buffer modules are wrapped in bubble-pack and contained within a cardboard shipping carton. When shipped with the computer, the emulator module is usually installed in the computer chassis and the buffer module is separately wrapped and contained within the computer package. In this case, refer to the unpacking instructions in the *Model 990/4 Computer System Hardware Reference Manual* part number 945251-9701. For the individually packaged modules, unpacking and inspection instructions are as follows:

- 1. Before opening the shipping carton, inspect for signs of possible damage to the contents. Look for such indications as crumpled corners, tears, water stains, loosened scaling tape, etc. Notify supervisory personnel of any such abuses to the carton before proceeding.
- 2. Open the cardboard box and remove the bubble-pack wrapped modules. Remove the bubble-pack wrapping and verify that the modules' part numbers agree with shipping invoices. Otherwise, notify supervisor.
- 3. Visually inspect the modules and cables for any possible damage, especially if the shipping carton or wrapping showed any shipping mishandling. Look for breaks or cracks in the printed wiring board, loose or missing components or connectors, broken wires, stains or corrosion, and contamination or foreign material lodged between components or pins. Notify supervisory personnel of any discrepancies.

4. Inventory the parts received to verify that the shipment of components agrees with the bill of lading and that the part numbers agree with those listed in table 2-1 for the TMS 9900 or TMS 9980A configurations.

#### 2.4 INSTALLING THE EMULATOR AND BUFFER MODULES

These instructions for installing the emulator module apply when this module is packaged and shipped separately from the host computer or when the emulator and buffer modules are to be added to an existing FS990 system. If the AMPL system is received as a unit with the modules installed in the standard configurations, the CRU base addresses have been established at the factory and are compatible with the software package. Also, in that case, the correct interrupt levels have been determined and prewired in the interrupt jumper plugs for the peripherals. No alterations or modifications of the 990 Computer chassis are required. Configurations other than the standard ones are available from Texas Instruments to modify existing FS990 systems to suit user requirements.

#### Table 2-1. Part Numbers for Emulator/Buffer Components

Component	Part Number
Emulator Module	949925-0001
TMS 9900 Buffer Assembly	949937-0001
Emulator/Buffer Cable	949924-0001
Emulator/Buffer Cable	949924-0002
Buffer/Target Cable	949923-0001
Buffer/Target Cable	949923-0002
Buffer/Target Clock Cable	949945-0001
TMS 9900 Target Connector	949905-0001
TMS 9900 Buffer Module	949995-0001
TMS 9980A Buffer Assembly	949937-0002
Emulator/Buffer Cable	949924-0001
Emulator/Buffer Cable	949924-0002
Buffer/Targer Cable	949923-0003
Buffer/Target Cable	949923-0004
TMS 9980A Target Connector	949955-0001
TMS 9980A Buffer Module	<b>9</b> 49940-0001

To determine new chassis slot assignments refer to figures 2-1 through 2-7, which show chassis slot numbers, the assigned CRU base addresses, and the interrupt levels for the several different configurations. The illustrations are as follows:

Figure	Title
2-1	Model 990/4 Computer 13-Slot Chassis Configuration for TX990 with 911 VDT
2-2	Model 990/10 Computer 13-Slot Chassis Configuration for TX990 with 911 VDT
2-3	Model 990/4 Computer 13-Slot Chassis Configuration for TX990 with 913 VDT
2-4	Model 990/10 Computer 13-Slot Chassis Configuration for TX990 with 913 VDT
2-5	Model 990/10 Computer 13-Slot Chassis Recommended DX10 Configuration without CRU Expansion Chassis
2-6	Model 990/10 Computer 13-Slot Chassis Recommended DX10 Configuration with CRU Expansion Chassis
2-7	Model 990/10 Computer 13-Slot CRU Expansion Chassis Recommended DX10 Configuration

		, P1	•		P2 ·	
CHASSIS SLOT NUMBER	CRU BASE ADDRESS	CIRCUIT BOARD	INTER- RUPT LEVEL	CRU BASE ADDRESS	CIRCUIT BOARD	INTER- RUPT LEVEL
1	N/A	990/4 AU W8/K	N/A	N/A	990/4 AU W/8K	N/A
2	02E0	40K 990/4 MEMORY EXPANSION	N/A	02C0	40K 990/4 MEMORY EXPANSION	N/A
3	0 2 A O	8K 990/4 MEMORY EXPANSION (OPT.)	N/A	0280	8K 990/4 MEMORY EXPANSION (OPT.)	N/A
4	0260	SPARE	N/A	0240	SPARE	N/A
5	0220,	SPARE	N/A	0200	SPARE	N/A
6	01E0	SPARE	N/A	01C0	SPARE	N/A
7	01A0	SPARE	N/A	0180	SPARE	N /A
8	0160	EMULATOR MODULE	6	0140	EMULATOR MODULE	6
· 9	0120	TRACE MODULE	6	0100	TRACE MODULE	6
10	00E0	. 911 VDT CONTROLLER	3	0000	911 VDT CONTROLLER	3
11	00A0	FLOPPY DISC CONTROLLER	7	0080	FLOPPY DISC CONTROLLER	7
12	0060	LINE PRINTER (OPTIONAL)	6	0040	CARD READER (OPTIONAL)	4
13	0020	PROM PROGRAM- MER (OPTIONAL)	6	0000	733 ASR (OPTIONAL)	6

(A)137447

Figure 2-1. Model 990/4 Computer 13-Slot Chassis Configuration for TX990 with 911 VDT

2-3

. .

946245-9701

CHASSIS SLOT NUMBER

.

BERBASE ADDRESSCIRCUIT BOARDRUPT LEVELBASE ADDRESSCIRCUIT BOARDRU LE1N/A990/10/AU2N/AN/A990/10/AU2N202E0990/10/AU1N/A02C0990/10/AU1N302A016K MEMORY EXPANSIONN/A028016K MEMORY EXPANSIONN4026048K MEMORY EXPANSIONN/A024048K MEMORY' EXPANSIONN50220SPAREN/A0200SPAREN	P2		
202E0990/10/AU1N/A02C0990/10/AU1N302A016K MEMORY EXPANSIONN/A02B016K MEMORY EXPANSIONN4026048K MEMORY EXPANSIONN/A024048K MEMORY' EXPANSIONN50220SPAREN/A0200SPAREN	TER IPT VEL		
3     02A0     16K MEMORY EXPANSION     N/A     02B0     16K MEMORY EXPANSION     N       4     0260     48K MEMORY EXPANSION     N/A     0240     48K MEMORY EXPANSION     N       5     0220     SPARE     N/A     0200     SPARE     N	1/A		
302A0EXPANSIONN/A0280EXPANSIONN4026048K MEMORY EXPANSIONN/A024048K MEMORY' EXPANSIONN50220SPAREN/A0200SPAREN	1/A		
4         0260         EXPANSION         N/A         0240         EXPANSION         N           5         0220         SPARE         N/A         0200         SPARE         N	1/A		
	I/A		
6 01E0 SPARE N/A 01C0 SPARE N	I/A		
	I/A		
7 01A0 SPARE N/A 0180 SPARE N	1/A		
8 0160 EMULATOR 6 0140 EMULATOR 6			
9 0120 TRACE MODULE 6 0100 TRACE MODULE 6			
10 00E0 911VDT 3 00C0 911 VDT CONTROLLER 3			
11 00A0 FLOPPY DISC 7 00B0 FLOPPY DISC 7 CONTROLLER 7 00B0 CONTROLLER 7			
12 0060 LINE PRINTER 6 0040 CARD READER 4			
130020PROM PROGRAM- MER (OPTIONAL)6733 ASR (OPTIONAL)6			

(A)137448

Figure 2-2. Model 990/10 Computer 13-Slot Chassis Configuration for TX990 with 911 VDT

		•				
		P1		· .	P2	
CHASSIS SLOT NUMBER	CRU BASE ADDRESS	CIRCUIT BOARD	INTER- RUPT LEVEL	CRU BASE ADDRESS	CIRCUIT BOARD	INTER- RUPT LEVEL
1	N/A	990/4 AU W/8K	N/A	N/A	990/4 AU W/8K	N/A
2	02E0	40K 990/4 MEMORY EXPANSION	N/A	0200	40K 990/4 MEMORY EXPANSION	N, A
3	0240	8K 990/4 MEMORY EXPANSION (OPT.)	N/A	0280	8K 990/4 MEMORY EXPANSION (OPT.)	N/A
4	0260	SPARE	N/A	0240	SPARE	N/A
5	0220	- SPARE	N/A	0200	SPARE	NZA
6	01E0	SPARE	N/A	01C0	SPARE	N/A
7	01A0	SPARE	N/A	0180	SPARE	N ⁄A
8	0160	EMULATOR MODULE	4	0140	EMULATOR MODULE	4
9	0120	TRACE MODULE	4	0100	TRACE MODULE	4
10	00E0	913 VDT CONTROLLER	3	0000	913 VDT CONTROLLER	3
11	00A0	FLOPPY DISC CONTROLLER	7	0080	FLOPPY DISC CONTROLLER	7
12	.0060	LINE PRINTER (OPTIONAL)	4	0040	SPARE	4
13	0020	PROM PROGRAM- MER (OPTIONAL)	N/A	0000	733 ASR (OPTIONAL)	6
(1)100.00				ود به مربق می بیند بر می برند بر مر		ار بر میروند و کفارا می معاند این .

(A)137449

Figure 2-3. Model 990/4 Computer 13-Slot Chassis Configuration for TX990 with 913 VDT

------

1.

946245-9701

CHASSIS	P1			P2		
SLOT NUMBER	CRU BASE ADDRESS	CIRCUIT BOARD	INTER- RUPT LEVEL	CRU BASE ADDRESS	CIRCUIT BOARD	INTER- RUPT LEVEL
1	N/A	990/10/AU2	N/A	N/A	990/10/AU2	N/A
2	0 2E 0	990/10/AU1	N/A	0200	990/10/AU1	N/A
3	02A0	16K MEMORY EXPANSION	N/A	0280	16K MEMORY EXPANSION	N/A
4	0260	48K MEMORY EXPANSION	N/A	0240	48K MEMORY EXPANSION	N/A
5	0220	SPARE	N/A	0200	SPARE	N/A
6	01E0	SPARE	N/A	01C0	SPARE	N/A ·
7	01A0	SPARE	N/A	0180	SPARE	N/A
8	0160	EMULATOR MODULE	4	0140	EMULATOR MODULE	4
9	0120	TRACE MODULE	4	0100	TRACE MODULE	4
10	00E 0	913 VDT Controller	3	0000	913 VDT CONTROLLER	3
11	00^0	FLOPPY DISC CONTROLLER	7	0080	FLOPPY DISC CONTROLLER	7
12	0060	LINE PRINTER (OPTIONAL)	4	0040	SPARE	4
13	0020	PROM PROGRAM- MER (OPTIONAL)	N/A	0000	733 ASR (OPTIONAL)	6

(A)137450

## Figure 2-4. Model 990/10 Computer 13-Slot Chassis Configuration for TX990 with 913 VDT

CHASSIS	P1			Ρ2		
SLOT NUMBER	CRU BASE ADDRESS	CIRCUIT BOARD	INTER- RUPT LEVEL	CRU BASE ADDRESS	CIRCUIT BOARD	INTER- RUPT LEVEL
1	N/A	990/10/AU2	N/A	N/A	990/10/AU2	N/A
2	02E0	990/10/AU1	N/A	02C0	990/10/AU 1	N/A
3	02A0	16K MEMORY EXPANSION	N/A	0280	16K MEMORY EXPANSION	N/A
4	0260	48K MEMORY EXPANSION	N/A	0240	48K MEMORY EXPANSION	N/A
5	0220	16K MEMORY EXPANSION	N/A	0200	16K MEMORY EXPANSION	N/A
6	01E0	48K MEMORY EXPANSION	N/A	01C0	48K MEMORY EXPANSION	N/A
7	01A0	DISC CONTROLLER	13	0180	DISC CONTROLLER	13
8	0160	MAG. TAPE_CONTR. ORTILINE COUPLER	9	0140	MAG, TAPE_CONTR OR TILINE'COUPLER	9
9	0120	.911 VDT CONTROLLER	.8	0100	911 VDT CONTROLLER	10
10	00E0	EMULATOR MODULE	12	0000	EMULATOR MODULE	11
11	00A0	TRACE MODULE	3	0080	TRACE MODULE	, 7
12	0060	LINE PRINTER (OPTIONAL)	14	0040	CARD READER (OPTIONAL)	4
13	0020	PROM PROGRAM- MER (OPTIONAL)	15	0000	733 ASR (OPTIONAL)	6

(A) 137451

## Figure 2-5. Model 990/10 Computer 13-Slot Chassis Recommended DX10 Configuration without CRU Expansion Chassis

Digital Systems Division

		Pi		P2		
CHASSIS SLOT NUMBER	CRU BASE ADDRESS	CIRCULT BOARD	INTER- RUPT LEVEL	CRU BASE ADDRESS	CIRCULT BOARD	INTER- RUPT LEVEL
1	N/A	990/10 AU2	N/A	N/A	990/10 AU2	N/A
2	02E0	990/10 AU1	N/A	02C0	990/10 AU1	N/A
3	02 A 0	16K MEMORY EXPANSION	N/A	02.80	16K MEMORY EXPANSION	N/A
4	0260	48K MEMORY EXPANSION	N/A	0240	48K MEMORY EXPANSION	N/A
5	0220	16K MEMORY EXPANSION	N/A	0200	1 6K MEMORY EXPANSION	N/A
6	01E0	48K MEMORY EXPANSION	N/A	01C0	48K MEMORY EXPANSION	N/A
7	01 A0	DISK CONTROLLER	13	0180	DISK CONTROLLER	13
8	0160	MAG, TAPE CONTR. OR TILINE COUPLER	9	0140	MAG., TAPE CONTR. OR TILINE COUPLER	9
9	0120	911 VDT CONTROLLER	8	0100	911 VDT CONTROLLER	10
10	00E0	911 VDT CONTROLLER	12	0000	911 VDT CONTROLLER	11
11	00 A 0	CRU EXPANDER	3	0080	CRU EXPANDER	7
12	0060	LINE PRINTER (OPTIONAL)	14	0040	CARD READER: (OPTIONAL)	4
13	0020	PROM PROGRAM- MER (OPTIONAL)	15	0000	733 ASR (OPTIONAL)	6

#### (A)137452

#### Figure 2-6. Model 990/10 Computer 13-Slot Chassis Recommended DX10 Configuration with **CRU** Expansion Chassis

	P2			P1		
ITER- UPT EVEL	CIRCUIT BOARD	CRU BASE ADDRESS	INTER- RUPT LEVEL	CIRCUIT BOARD	CRU BASE ADDRESS	CHASSIS SLOT NUMBER
N/A	CRU BUFFER	N/A	N/A	CRU BUFFER	N. A	1
N/A	TILINE COUPLER (OPTIONAL)	06C0	N/A	TILINE COUPLER (OPTIONAL)	OGEO	2
N/A	SPARE	0680	N/A	SPARE	06A0	3
N/A	SPARE	0640	N/A	SPARE	0660	4
N/A	SPARE	0600	N/A	SPARE	0620	5
N/A	SPARE	05C0	N/A	SPARE	05E0	6
13	DISK CONTR. OR INE PRINTER(OPT.)	0580	13	DISK CONTROLLER (OPTIONAL)	05A0	7
9	MAGNETIC TAPE CONTROLLER (OPT.)	0540	9	MAGNETIC TAPE CONTROLLER (OPT.)	0560	8
10	911 VDT CONTROLLER	0500	8	911 VDT CONTROLLER	0520	9
11	EMULATOR MODULE	04C0	12	EMULATOR MODULE	04E0	10
7	TRACE MODULE	0480	З	TRACE MODULE	04A0	11
4	EMULATOR MODULE	0440	14	EMULATOR MODULE	0460	12
6	TRACE MODULE	0400	15	TRACE MODULE	0420	13
	EMULATOR MODULE TRACE MODULE EMULATOR MODULE	04C0 0480 0440 0400	12 3 14 15	EMULATOR MODULE TRACE MODULE EMULATOR MODULE	04E0 04A0 0460	10 11 12

(A) 137453

NOTE: THE CRU BASE ADDRESSES SHOWN APPLY TO EXPANSION CHASSIS 1 (CONNECTED TO P3 OF CRU EXPANDER BOARD). ADD (N-1) ¥ 40016 TO THE ABOVE ADDRESSES FOR CRU BASE ADDRESSES IN EXPANSION CHASSIS N.

Figure 2-7. Model 990/10 Computer 13-Slot CRU Expansion **Chassis Recommended DX10 Configuration** 

Where the emulator module is preinstalled in the 990 Computer, steps 1 and 2 of the following instructions may be ignored. After the chassis slot assignments have been determined, the circuit board is installed by steps 1 and 2. Step 3 is the attachment of the emulator/buffer module cables to the emulator module circuit board.

#### NOTE

The buffer module is shipped as an assembly with the emulator cables and the target system cables attached.

1. Verify that computer chassis power is off.

#### NOTE

Before pushing the emulator circuit board fully into the backpanel connectors, attach the buffer module cable connectors as in step 3.

2. Insert the emulator circuit board into the assigned CRU slot with the component side up, so that the two PCB connectors will mate with the computer backpanel.

3. Since the mating connector to one of the emulator/buffer cables is slightly inset on the emulator circuit board (connector P5 as shown in figure 2-8), these connectors should be joined before the emulator is fully inserted into the computer backpanel. These connectors must be installed so that embossed arrowheads on the index end of the connectors are aligned point-to-point for the mating connector pairs, as shown in figure 2-8.

#### NOTE

Pin 1 of the connector is located on the same side as the red stripe on the ribbon cable.

- 4. Attach the buffer module cable connectors P5 and P6 to the emulator module connectors P5 and P6, respectively.
- 5. Push the emulator module circuit board fully into the backpanel connectors. When the emulator is fully installed, the plastic ejectors on the outer corners of the circuit board should settle snugly against the frame.

#### 2.5 CABLING CONFIGURATIONS.

The emulator works in conjunction with the buffer module to replace the microprocessor and/or the program memory in the user's target system. The buffer module houses the microprocessor elements and completes the interface between the emulator and the target system.

#### CAUTION

Damage to the equipment can occur if plugs and connectors are not oriented and aligned correctly.

Two ribbon cables are routed from the buffer module to the emulator; and three other ribbon cables (two cables for the TMS 9980A) are routed between the buffer module and the target connector. Configurations of the cabling from the buffer module to the emulator and to the target system connector are shown in figure 2-9. When installing any plug/receptacle always be sure that the embossed arrowheads are aligned for correct orientation before mating the pair together. Then align the pins, match the connectors together evenly, and press on the plug until it is firmly seated.



Figure 2-8. Emulator/Buffer Cable Connections at Emulator

2.5.1 CABLE CONNECTIONS BETWEEN EMULATOR AND TRACE MODULES. When a trace module is used in the AMPL system, two cables are connected between the emulator module and the trace module as shown in figure 2-10. These cables are connected P3-to-P3 and P4-to-P4. However, when the trace module is connected to a target system via a trace data probe, the data cable between the two modules (P4-to-P4) is not used.

#### 2.5.2 TARGET SYSTEM CONNECTORS.

#### CAUTION

Be sure that system power is "off" before removing the microprocessor element or connecting the target system connector. If system power is "on", do not permit the connector pins of the element to contact any conductive, energized, or grounded surface.







## NOTE: Data Cable, P/N 949935, is not used when trace module (P4) is connected to trace data probe

#### Figure 2-10. Trace Module and Emulator Module Interconnecting Cabling

As shown in figure 2-11, the target system connector for the TMS 9900, part number 949905, receives three cable connectors from the buffer module: P2, P3, and P4. These cable connectors are installed in the target connector and oriented as shown in the illustration.

#### CAUTION

Be sure the microprocessor target connectors are properly polarized (pin 1-to-pin 1) and aligned when inserted into the socket. The beveled index corner (adjacent to pin 1) must be aligned with pin 1 of the target system receptacle.

If it is necessary to remove any of the plugs, always check polarization before reinstalling. Note that pin 1 of each plug is located adjacent to the embossed arrowhead, and that pin 1 of the mating socket is at the opposite end of the marking for that socket.



Figure 2-11. Installation of Buffer Cables and Connector at TMS 9900 Target System

As shown in figure 2-12, the target system connector for the TMS 9980A, part number 949955, receives two cable connectors from the buffer module: P2 and P3. The illustration shows the correct orientation of the cable connectors in regards to the target system connector. Also, note that pin 1 of the target system is located adjacent to the beveled corner of the connector. When the system cable connectors have been installed in the target system connector, remove the TMS 9900 or TMS 9980A microprocessor element from the target system and install the target system connector in place of the microprocessor element. For TMS 9900 only, when the target system connector has been installed and seated in the microprocessor element socket, connect the alligator grounding clip (P5) to any convenient signal ground on the target system breadboard.

2.5.3 SYSTEM CLOCK SELECTION. When all of the connections have been made, insert a slot screwdriver into the cutout of the buffer module cover and select either an INTERNAL prototyping system clock or the TARGET SYS external clock, as required by the program. See figure 2-13.



Figure 2-12. Installation of Buffer Cables and Connector at TMS 9980A Target System





#### PROGRAMMING

#### 3.1 GENERAL

This section describes the interface between the emulator and buffer modules and the target system, and provides information that an assembly language programmer will need to develop program routines for the particular software and hardware requirements of his prototyping system. Interface information and programming definitions are described in the following paragraphs. Programming techniques and sample programs for typical target system analysis are also presented. This information is intended for programmers experienced with the 990 Computer; therefore, only basic programming requirements are given here. For more programming information, refer to the Model 990 Computer/TMS 9900 Microprocessor Assembly Language Programmer's Guide, part number 943441-9701.

#### 3.2 INTERFACE INFORMATION

The emulator module interface with the host 990 Computer CRU bus is described in figures 3-1 and 3-2.

#### **3.3 PROGRAMMING DEFINITIONS**

The following paragraphs define the emulator control functions.

**3.3.1** HOLD. A hold is asserted to the target microprocessor by the host CRU command to halt execution in the target system. Once the hold is acknowledged by the microprocessor, the host may invoke the emulator functions.

**3.3.2** TRAP. Two trap vectors (WP and PC pointers) are provided. Reset at address  $0000_{16}$  and Load at address FFFC<sub>16</sub> control the program execution and debug functions.

**3.3.3** MEMORY SELECTION. The emulator has an 8K-byte memory (beginning at address 0) and a 256-word trace/control memory (beginning at address  $FE00_{16}$ ). These memories may be selectively placed in the target system address space or taken out, in which case the target system uses its own memory.

#### NOTE

The trace/control memory serves a dual purpose, either as user memory or as the trace buffer during the trace operation of the emulator (see paragraph 3.3.6).

3.3.4 MEMORY CONTROL. The emulator may read/write data at any target memory location.

3.3.5 RUN. Run is the state of the emulator when a hold is released.



#### Figure 3-1. CRU to Emulator Data/Control Word Format

Digital Systems Division



#### Figure 3-2. Emulator to CRU Data/Status Word Format

3-3<sup>•</sup>

3.3.6 HALT SEQUENCE. A halt sequence may be initiated by any of four operations:

- The trace buffer filled in the continuous trace mode
- An external trigger
- An internal breakpoint condition
- The trace module halt trigger (when the trace module is connected to the emulator).

The emulator reacts to a halt sequence in two ways:

- If interrupts are enabled, the host system receives an interrupt from the emulator.
- If automatic hold is selected, the emulator exerts the hold request and the target system will acknowledge hold after completing the current instruction.

3.3.7 TRACE. The emulator can store information, while the target system is executing, in the internal trace memory. The information which is stored may be selected from either the target program counter or from memory addresses on the target system address bus. At the end of the memory cycle, the selected information is stored in the 256 word trace/control memory, relative to the trace counter, and the trace counter is then decremented. The trace buffer full status is indicated when the trace counter counts from one to zero.

Two modes of address tracing are available, continuous and noncontinuous. In continuous trace mode, a halt sequence is initiated when the trace buffer is full. In the noncontinuous mode, processing will continue (overwriting the oldest data) until the emulator is halted. Up to 256 addresses may be placed in the trace buffer.

**3.3.8 BREAKPOINT.** The breakpoint is a matched comparison of the Compare (CMPR) register and the address bus. The breakpoint address may be selected on program counter, memory address or write only memory address. The current address is compared in the CMPR register, and when a match occurs, the emulator will begin to process a halt sequence.

3.3.9 INTERRUPT. The emulator may generate one maskable interrupt to the host computer when the trace or breakpoint function requests a halt sequence.

**3.3.10 TRACE MODULE INTERFACE.** The emulator interfaces to the trace module to permit access to the address bus, data bus and other qualifying control signals in order to synchronize trace and emulator operations.

3.3.11 DMA RESTRICTIONS. The emulator memory cannot be accessed by DMA businterfaced devices; however, direct memory access may be performed in the target system.

**3.3.12 CRU TO EMULATOR DATA/CONTROL DEFINITIONS.** The CRU output field is illustrated in figure 3-1. The first 16 bits compose the data word to transfer data and addresses to the emulator. They may be transferred by LDCR instructions while the emulator is in hold.

The second word (field of 16 bits), depicted in figure 3-1 and table 3-1, defines the emulator program control functions and status. Figure 3-2 illustrates the emulator input data word describing the target system and the emulator status word. Table 3-2 defines the emulator input status conditions.

Mnemonic	Displacement	No. of Bits		Definitions
E.D	0	16	Data Regis	ster
E.H	16	1	Hold	0=Hold request 1=Release hold
E.T	17	1	Trap	0=Force a load trap 1=Force a reset trap
Е.М	18	1	Memory C	<ul> <li>ontrol</li> <li>1=Move data register to memory address register, then read from the memory location addressed by the contents of the memory address (MA) into the data register</li> <li>0=Write data register into the location addressed by the contents of MA (with automatic read after write)</li> </ul>
E.TC	19	1	Trace Cour	nter Control 0=Move data register to trace counter 1=Move trace counter to data register
E.CR	20	1	Compare F	Register Control 0=Move data register to compare register 1=Move compare register to data register
E.TM	21	1	Trace/Con	<ul> <li>trol Memory Select</li> <li>0=Address FE00<sub>16</sub> to FFFF<sub>16</sub> in the target system</li> <li>1=Address FE00<sub>16</sub> to FFFF<sub>16</sub> in the trace/ control memory of the emulator module</li> </ul>
E.UM	22	1	User Memo	ory Select 0=Address 0000 <sub>16</sub> to 1FFF <sub>16</sub> in the target system 1=Address 0000 <sub>16</sub> to 1FFF <sub>16</sub> from the emulator user memory (this memory is
				optional)
E.AH	23	1	Automatic	Hold 1=Automatic hold upon breakpoint condition 0=No hold request upon breakpoint condition
E.I	24	1	Interrupt N	Mask Control 1=Mask interrupts (disable interrupts) 0=Unmask interrupts (enable interrupts)
E.CS	25	1	Trace Cloc	<ul> <li>k Select</li> <li>1=Use every memory cycle for trace clock</li> <li>0=Use only trace clocks which are externally enabled.</li> </ul>

### Table 3-1. CRU to Emulator Bit Definitions

Mnemonic	Displacement	No. of Bits	Definitions
E.TF	26	2	Trace Function Memory Data 0=Off, Memory Data (MD) to edge connector 1=Off, MA to edge connector 2=MA on all cycles 3=Program Counter (PC) on instruction fetch cycles
E.TB	28	1	Trace Breakpoint 1=Generate a breakpoint when the trace buffer is full (trace counter goes from 1 to 0) 0=Do not generate a breakpoint
E.XB	29	1	External Breakpoint 1=Enable external breakpoint source 0=Expect internal breakpoint (from the com- pare function)
E.CF	30	2	Compare Function 0=Off 1=Memory address on write cycle (memory write) 2=Memory address on all cycles 3=PC on instruction fetches

 Table 3-1. CRU to Emulator Bit Definitions (Continued)

#### 3.4 EXAMPLE PROGRAM ROUTINES

This paragraph gives some example routines for the use of the emulator. Five program routines illustrating the basic emulator functions (i.e., run, read, write, break and trace) are presented. Several common subroutines are described, and examples are given of two higher level routines which use these subroutines. (CRU bit definitions appear as variable mnemonics in tables 3-1 and 3-2.)

In the following routines, the REF variable ECRU contains the CRU base address of the emulator. To implement these routines the following statements must be made:

DEF ECRU

ECRU DATA >140

**3.4.1 TGTRUN, RUN THE TARGET SYSTEM.** The TGTRUN routine first initializes the emulator module to:

- Ignore interrupts
- Expect an internal breakpoint condition
- Exert hold automatically when a breakpoint occurs.

It next releases hold (to let the target system run). It then waits until the target system is automatically returned to hold.

€.s.l

Ć

C

Table 3-2. Emulator	to CRU Bit	Definitions
---------------------	------------	-------------

•

] Mnemonic	Emulator Input Bit Displacement	s No. of Bits	Definitions
E.D	0	16	Data Register
E.H	16	1	Hold 0=Hold has been requested 1=Hold has not been requested
E.HA	17	1	Hold Acknowledged 0=Target system is in hold 1=Target system is running (not in hold)
E.CC	18	1	Command Completed 0=Command has been completed 1=Command not complete yet
	19	1	Reserved.
E.CE	20	1 -	Clock Error 0=No clock error (everything is OK) 1=Target system clock error
E.TM	21	1	Trace/Control memory selected 0=Address FE00 <sub>16</sub> to FFFE <sub>16</sub> in the target system 1=Address FE00 <sub>16</sub> to FFFE <sub>16</sub> in the trace control memory of the emulator module
E.UM	22	1	Emulator User Memory Selected 0=Address 0000 <sub>16</sub> to 4000 <sub>16</sub> in the target system 1=Address 0000 <sub>16</sub> to 4000 <sub>16</sub> from the emulator user memory (this memory is optional)
E.ID	23	1	Emulator Idle 1=Target system is in an idle state 0=Target system is not in an idle state
E.I	24	1	Interrupt Status 1=Interrupt is pending 0=Interrupt not pending
E.MT	25	1.	Microprocessor Type 1=Target system is a TMS 9900 0=Target system is a TMS 9980A
E.TF	26	2	Trace Function (see above)
E.BS	28	1	Trace Buffer Status 1=Trace buffer is full 0=Trace buffer is not full

l Mnemonic	Emulator Input Bi Displacement	ts No. of Bits	Definitions
E.TS	29	1	Trace Trigger Status
2.10	2.7		1=Trace has generated a breakpoint
			0=Breakpoint not generated by the trace
E.CF	30	2	Compare Function
2.01			0=Off
			1=Memory address on write cycles (memory
			write)
			2=Memory address on all cycles
	•		3=PC on instruction fetches

This routine is called with a branch and link instruction (BL @TGTRUN). No arguments are expected; however, the emulator should be initialized to breakpoint on some condition (otherwise, hold will never be asserted and this routine will continue looping until a manual restart). The contents of register 12 are destroyed.

	•	IDT	'TGTRUN'			
		DEF	TGTRUN			•
•	•	REF	ECRU	Emulator	CRU base address	
Ē	Emulator Ou	tput Bits:		•		
	E.H.	EQU	16	1	0=Hold request 1=Release hold	
	E.AH	EQU	23	1	0=Automatic hold	•
	E.I	EQU	24	1	0=Unmask interrupt 1=Mask interrupt	
	E.XB	EQU ·	- 29	1	0=Internal 1=External breakpoint	2.** ***
Ē	Emulator Ing	out Bits:				
	E.HA	EQU	17	1	0=Hold acknowledged	
I	Program Rou	itine:	•			·
	TRUN	EQU	\$			
		MOV	@ECRU,R12		Initialize the CRU base address	
		SBO	E.I		Mask out interrupts	
		SBZ	E.XB		Expect an internal breakpoint	(

3-8

₿_	94624	45-9701		
		SBO	E.AH	Do an automatic hold when a breakpoint occurs
		SBO	E.H	Release hold. (Start the target system)
	LPI	TB JEQ	E.HA LP1	Wait until the target system is auto- matically placed in hold
		RT		Return to caller
		END		

3.4.2 TREAD, TARGET MEMORY READ. TREAD reads one word (16 bits) from a specified memory location of the target system.

TREAD is called with a branch and link instruction (BL @TREAD). The target memory address to read is expected to be in register 1. The value read at that memory address is returned in register 0. The contents of register 0 and 12 are destroyed.

	IDT	'TREAD'		
	DEF	TREAD		
	REF	ECRU		Emulator CRU base address
Emulator Out	put Bits:			
E.D	EQU	0	16	Data register
• E.M	EQU	18	1	0=Write data to memory 1=Read from target memory
Emulator Inp	ut Bits:			
E.CC	EQU	18	1	0=Command completed
Program Rout	ine:			
TREAD	EQU	\$		• · ·
	MOV	@ECRU,R12		Initialize the CRU base address
	LDCR	R1,0		Memory address to the data register
· .	SBO	E.M		Move the data register to memory address (MA). This simultaneously moves MA into the data register

	94624	45-9701			
0	LP1	TB	E.CC		/******
		JEQ	LP1	Wait for command completion	<u>`</u>
		STCR	R0,0	Return the value read in register 0	
		RT		Return to caller	
		END			

3.4.3 TWRIT, TARGET MEMORY WRITE. The TWRIT routine writes one word (16 bits) into a specified memory location of the target system.

TWRIT is called with a branch and link instruction (BL @TWRIT). Two arguments are expected:

• Register 1 to contain the address to write into

• Register 0 to contain the value to write.

Registers 1 and 12 are destroyed by this routine.

•		IDT DEF	'TWRIT' TWRIT			
		REF	ECRU		Emulator CRU base address	**.
	Emulator Out	put Bits:				
	E.D	EQU	0	16	Data register	
	<b>E.M.</b>	EQU	18	1	0=Write data to memory 1=Read from target memory	
~	Emulator Inp	ut Bits:		`		
	E.CC	EQU	18	1	0=Command completed	$\cap$
	Program Rout	tine:				<sup>س</sup> ن <sup>الم</sup>
	TWRIT	EQU	\$			•
	•	MOV	@ECRU,R12	•	Initialize the CRU base address	
		LDCR	R1,0		Memory address to the data register	
		SBO	E.M		Move the data register to MA	•
	LP1	ТВ	E.CC		Wait for command to complete	
		JEQ	LP1			
		LDCR	R0,0		Value to write into the data register	$\left( \cdot \right)$

3-10

946245-9701				
	SBZ	E.M	Write the data register at MA	
LP2	ТВ	E.CC	Wait for command to complete	
	JEQ	LP2		
	STCR	R1,0	Read the emulator data register	
	С	R1,R0	Was target memory written correctly?	
	JEQ	RETRN	NE indicates a target memory write failure	
	JMP	\$	The user may want to insert an error message routine here	
RETRN	RT		Return to caller	

3.4.4 EBRK, SET EMULATOR BREAKPOINT. EBRK initializes the compare register and compare function of the emulator module to provide the breakpoint condition.

EBRK is called with a branch and link instruction (BL @EBRK). Two arguments are expected:

• Register 0, the value to place in the compare register.

• Register 1, the mode to which to set the compare function.

Legal modes of the compare function:

- END

0 = Off

1 = Memory address on write cycles (memory write)

2 = Memory address on all cycles

3 = Program counter on instruction fetches

If the compare function is not off, and the value in the compare register is equal to MA or PC as selected, then a breakpoint will be generated by the emulator. Register 12 is destroyed by this routine.

IDT	'EBRK'
DEF	• EBRK
REF	ECRU

Emulator CRU base address.
	94624	5-9701			
Em	ulator Outj	put Bits:	•		
	E.D	EQU	0	16	Data register
	E.CR	EQU	20	1	0=Move data register to compare register 1=Move compare register to data register
	E.CF	EQU	30	2	Compare function
Em	ulator Inpu	it Bits:			
	E.CC	EQU	18	1	0=Command completed
Pro	gram Rout	ine:	. · · · ·	•	
	EBRK	EQU	\$	. •	
		MOV	@ECRU,R12		Initialize the CRU base register
		LDCR	R0,0		Desired compare register value to data register
	T D 1	SBZ	E.CR		Move from the data register to the com- pare register
	LPI	TB	E.CC		
	•	JEQ	LPI		Wait for command completion
		AI	R12,E.CF*2		Point R12 at the compare function bits
		SWPB	RI		Prepare to fetch left byte
•		LDCR	R1,2		Set the desired compare function mode
		RT			Return to caller
		END			

3.4.5 ETRC, SETUP EMULATOR TO TRACE. ETRC initializes the trace counter and trace function to a useful state of the emulator module.

ETRC is called with a branch and link instruction (BL @ETRC). Two arguments are expected:

- Register 0, the value to place in the trace counter.
- Register 1, the mode to which to set the trace function, right-justified, within the register.

Legal modes of the trace function are:

0 = Off, memory data (MD) to the trace module

- 1 = Off, MA to the trace module
- 2 = Memory address on all cycles
- 3 = Program counter on instruction fetches

ETRC sets E.TB to 1 (generates a breakpoint when the trace buffer is full). If N equals the trace counter initialized by register 0, when hold is released on the target system, N samples will be placed in the trace buffer and then a breakpoint will be generated. E.CS is set to 1 so that a sample will be taken on each appropriate memory cycle. Register 12 is destroyed by this routine.

· · ·	IDT	'ETRC'		
· ·	DEF	ETRC.		
· .	REF	ECRU	•	Emulator CRU base address
Emulator Ou	tput Bits:			
E.D.	EQU	0	16	Data register
E.TC	EQU	19	1	0=Move data register to trace counter 1=Move trace counter to data register
E.CS	EQU	25	1	0=External clock selected 1=Clock every memory cycle
E.TF	EQU	26	2	Trace function: 0=Off, MD to edge connector 1=Off, MA to edge connector 2=MA on all cycles 3=PC on instruction fetch cycles
E.TB	EQU	28	1	0=No breakpoint when trace buffer is full 1=Breakpoint when trace buffer is full
Emulator Inp	out Bits:		· · .	
E.CC	EQU	18	1	0=Command completed
Program Rou	tine:	•		
ETRC	EQU	\$		
	MOV	@ECRU,R12		Initialize the CRU base address
	SBO	E.TB		Breakpoint when the trace buffer is full

Digital Systems Division

		· · · · · · · · · · · · · · · · · · ·	
	SBO	E.CS	Sample on each appropriate memory cycle
	LDCR	R0,0	Desired trace counter value to data register
	SBZ	E.TC	Move from the data register to the trace counter
LPI	ТВ	E.CC	Wait for command completion
	JEQ	LP1	
•	AI	R12,E.TF*2	Point R12 at the trace function bits
	SWPB	R1	Prepare to fetch left byte
	LDCR	R1,2	Set the desired trace function mode
	RT END		Return to caller

**3.4.6** SUBROUTINES. Two subroutines, TRWBLK and SAVRST, will now be presented for the more complex example routines, GETREG and SETREG, which follow in 3.4.7 and 3.4.8.

3.4.6.1 TRWBLK, Target Memory Block Read/Write. TRWBLK defines two subroutines to transfer a block of data into or out of the target systems memory.

- 1. TRBLK transfers a block of memory from the target system into the host system (Target Read).
- 2. TWBLK transfers a block of memory from the host system into the target system (Target Write).

Both TRBLK and TWBLK are called with a branch and link instruction immediately followed by three inline arguments.

BL @TRBLK	or	BL @TWBLK
DATA <t.addrs></t.addrs>	•	DATA <t.addrs></t.addrs>
DATA <h.addrs></h.addrs>	•	DATA <h.addrs></h.addrs>
DATA <w.count></w.count>		DATA <w.count></w.count>

T.ADDRS = First target memory address to read or write

H.ADDRS = First host memory address to write or read

W.COUNT = Number of words to transfer.

IDT	'TRWBLK'	
DEF	TRBLK,TWBLK	
REF	TREAD,TWRIT	Target memory read and write routines

Transfer a block from the target system into the host system:

TRBLK	EQU	\$	
	MOV	*R11+,R1	First target memory address to read
	MOV	*R11+,R2	Pointer into the host system
	MOV	*R11+,R3	Number of words to read
	MOV	R11,R4	Save the return address
LP2	BL	@TREAD	Read target memory
<b>*</b>			*R1, R2, R3, and R4 are not changed by TREAD
	INCT	R1	Next target address
	MOV	R0,*R2+	Store the target memory value
	DEC	R3	More to transfer?
	JNE	LP2	

Return to Caller:

MOV	R4,R11	Restore the return address
RT		~

Transfer a block from the host system into the target system:

TWBLK	EQU	\$	
	MOV	*R11+,R4	First target memory address to write
	MOV	*R11+,R2	Pointer to host memory to read
	MOV	*R11+,R3	Number of values to transfer
	MOV	R11,R5	Save the return address
LP3	MOV MOV	*R2+,R0 R4,R1	Value to restore Target address to write into

 	+0243-9701			
	BL	@TWRIT	Write one word of memory	
	INCT	R4	Next target address	
	DEC	R3	More to transfer?	
	JNE	LP3		
Return to	o Caller:			
	MOV	R5.R11	Restore the return address	

END

RT

3.4.6.2 SAVRST, Save and Restore Trace Memory. Save and Restore Trace Memory are examples of two subroutines to save (TSAVE) enough of the trace memory to allow tampering with the trace/control memory. The restore routine (TRESTR) restores the trace memory saved. Both TSAVE and TRESTR are called with a branch and link instruction (BL @TSAVE or BL @TRESTR). There are no arguments.

•		DEF	TSAVE, TRESTR			
		REF	ECRU		CRU base address of the emulator	•
	•	REF	TRBLK,TWBLK	•	Target memory read and write routines	. (
	Emulator Out	put Bits:				``
	E.TM	EQU	21	1	Trace/control memory select 0=address FE00 <sub>16</sub> to FFFE <sub>16</sub> in the target system 1=address FE00 <sub>16</sub> to FFFE <sub>16</sub> in trace control memory	•
	Emulator Inpu	ut Bits: -				~
	E.TM	EQU	21	1	Trace/control memory selected	لعن
	Save the state	of the emul	ator which will be	tampered	l with:	•
	TSAVE	EQU	<b>\$</b>			
		MOV	R11,R4		Save the return address	
		MOV	@ECRU,R12		Initialize the CRU base address	
	Save the E.T.	A selected by	the user:			
		AI	R12,E.TM*2			
		STCR	@SAVTM,1			ş
						<u> </u>

ŕ

Select trace/control memory SBO 0 SBO E.TM (except R12 is at E.TM) Save FFF6<sub>16</sub> through FFFE<sub>16</sub> of the emulator trace control: BL @TRBLK DATA >FFF6 First target memory address to save DATA Pointer to save area in the host memory **SAVMEM** DATA 6 Number of values to save Return to Caller: MOV R4,R11 Restore the return address RT Restore the part of the emulator module tampered with: TESTR EQU S MOV R11,R5 Save the return address Restore FFF6<sub>16</sub> through FFFE<sub>16</sub> of the emulator trace/control memory: BL **@TWBLK** DATA >FFF6 First target memory address to restore DATA **SAVMEM** Pointer to array of saved memory ' DATA 6 Number of values to restore Restore E.TM selected by the user: MOV @ECRU,R12 CRU base address of the emulator

AI R12,E.TM\*2 LDCR @SAVTM,1

Return to Caller:

MOV R5,R11 RT

Restore the return address

946245-9701 SAVTM BSS 2 Storage of E.TM selected SAVMEM BSS 6\*2 END

3.4.7 GETREG, GET TARGET SYSTEMS CPU REGISTERS. GETREG is a routine to obtain the workspace pointer (WP), program counter (PC), and status register (ST) of the target system.

The target system must be in the hold state. The CPU registers are obtained by forcing a load trap on the target system. The trap deposits the WP, PC, and ST in the workspace of the trap. The WP, PC, and ST are then moved out of the trap workspace into the host system. The trace/control memory used for the trap is preserved by saving and then restoring the six words of memory used. GETREG is called with a branch and link instruction (BL @GETREG). No arguments are expected. The WP, PC, and ST of the target system are stored in the variable TWP, TPC, and TST, respectively. Register 12 is destroyed.

	IDT	'GETREG'		$\langle$
	DEF	GETREG, TWP, TPC, T	ſST	
	REF	ECRU	Emulator CRU base address	
	REF	TSAVE, TRESTR	Emulator state save and restore routines	
	REF	EBRK,TRUN	Set a breakpoint, run the target system	
	REF	TRBLK,TWBLK	Target memory read and write routines	
Emulator C	Output Bits:			
E.T	EQU	17 TRAP	0=Force a load trap	
GETR	REG			
	MOV	R11,R7	Save the return address	~
	BL	@TSAVE	Prepare for using the trace/control memory	(
Put into Co	ontrol Memory	· · ·	(Address) (Contents)	
• • • •	· · ·	•	>FFFA >10FF (JMP \$) >FFFC >FFDA (Workspace pointer) >FFFE >FFFA (PC pointer)	
	BL	@TWBLK	Set up for the load trap	
	DATA	>FFFA	Target address to write into	
•	DATA	LOADPG	Host address to read from	
	DATA	3	Number of words to transfer	(

Digital Systems Division

والمحمد التقييم والترابية بالكرام المتكرية والمتكرية والمتكرية المتكرية			
	LI	RO,>FFFA	
	LI	R1,3	
	BL	@EBRK	Setup for a breakpoint when $PC = FFFA_{16}$
	SBZ	E.T	Force a load trap when hold is released
•	BL	@TRUN	Perform the load trap and breakpoint

The target system WP, PC, and ST registers are now in the trace/control memory at locations FFF4<sub>16</sub>, FFF6<sub>16</sub>, and FFF8<sub>16</sub>

· ·	BL	@TRBLK	Read the WP, PC, and ST registers
	DATA	>FFF4	Target address to read from
	DATA	TWP	Host address to write into
	DATA	3	Number of words to transfer
Return to Caller:	BL	@TRESTR	Restore the emulator to its original state
	MOV	R7,R11	Restore the return address
	RT		
TWP	BSS	2	Target system workspace pointer
TPC	BSS	2	Target system program counter
TST	BSS	2	Target system status register
LOADPB	EQU	\$	
	JMP	\$	Just spin after load trap
	DATA	>FFDA	Load trap workspace address
•	DATA	>FFFA	Load trap program counter
· .	END		

3.4.8 SETREG, SET TARGET CPU REGISTERS. SETREG is a routine to set the workspace pointer, program counter, and status register of the target system.

The target system has been load-trapped by the GETREG routine (for example). The desired WP, PC and ST registers are placed back into the workspace used for the load trap. Performing a RTWP (return from trap) will then move the target CPU registers back into the microprocessor. The trace/control memory used for the trap is preserved by saving and then restoring the six

words of memory used. SETREG is called with a branch and link instruction (BL @SETREG). No arguments are expected. The desired WP, PC, and ST of the target system must have been stored in the variables TWP, TPC, and TST, respectively.

IDT	'SETREG'	
DEF	SETREG	
REF	ECRU	Emulator CRU base address
REF	TSAVE, TRESTR	Emulator save and restore routines
REF	EBRK,TRUN	Set a breakpoint. Run the target system
REF	TWRIT, TWBLK	Target memory write routines
REF	TWP,TPC,TST	New target CPU register values

SETREG

MOV R11,R7		Save the return address
BL	@TSAVE	Prepare to use the trace/control memory

Move the desired CPU register back into the trap workspace.

BL .	@TWBLK	Restore the target system CPU registers
DATA	>FFF4	
DATA	TWP	
DATA	3	

Change the contents of  $FFFA_{16}$  to an RTWP instruction.

LI	R0,>0380	RTWP opcode
LI	R1,>FFFA	
BL	@TWRIT	
LI	R0,>FFFA	
LI	R1,3	
BL	@EBRK	Set up for a breakpoint when $PC = FFFA_{16}$
BL	@TRUN	Perform the RTWP, but breakpoint imme- diately.

The	e target syste	m WP, PC	, and ST registers	have now been	set into the	microprocessor	
	·	BL	@TRESTR	Res	tore the emi	lator to its origi	nal state.
Ret	urn to Caller						
		MOV	R7,R11	Res	tore the retu	irn address	
		RT END	•				
•							•
N					•		
				· ·		· · · · ·	
••						•	
<i>b</i>				-	• •		
	•	~					-
	•	· · ·					
			•				
•							
							•
				3-21/3-22			stems Division

### SECTION IV

## **OPERATION**

### 4.1 GENERAL PROCEDURES

The general operating procedures for the emulator and buffer modules are equivalent to program execution on the host sytem. That is, the emulator is connected to the target system, the program is loaded through the 733 data terminal from cassette or floppy disk storage, and the program is executed by means of the host 990 Computer control.

Once the target system program and hardware have been debugged and proved, the software can be read out of the target system and stored by the host on diskette or cassette. The PROM program utility (TXPROM, reference TXDS Utilities Manual in Preface), or other available PROM program may then be employed to create custom ROMs for the target system from commercially available PROMs or EPROMs.

## 4.2 TMS 9900 BUFFER/TARGET MICROPROCESSOR INTERFACE REQUIREMENTS

The target microprocessor to TMS 9900 buffer module electrical ratings and operational and timing requirements are defined in tables 4-1 through 4-5 and figures 4-1 and 4-2,

**Table 4-1. Maximum Operational Ratings** 

(ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE, UNLESS OTHERWISE NOTED)\*

Supply voltage, V <sub>CC</sub> (see Note 1)	-0.3 to 20V**
Supply voltage, V <sub>DD</sub> (see Note 1)	
Supply voltage, V <sub>SS</sub> (see Note 1)	-0.3 to 20V**
All input voltages (see Note 1) (except clocks)	.–0.3 to 5.5V
Clock input voltage	. –0.3 to 20V
Output voltage (with respect to V <sub>SS</sub> )	0 V to 5V
Operating free-air temperature range	0°C to 50° C
Storage temperature range	5°C to 150° C

\*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**\*\***All power supplied by emulator module

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most negative supply,  $V_{BB}$  (substrate), unless otherwise noted. Throughout the remainder of this section, voltage values are with respect to  $V_{SS}$ 

Table 4-2: TMS 9900 Recommended	ded Operati	ng Conditions	5		
	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>BB</sub> *	-5.25	5	-4.75	v	
Supply voltage, V <sub>CC*</sub>	4.75	5	5.25	v	
Supply voltage, V <sub>DD*</sub>	11.4	12	12.6	v	
Supply voltage, V <sub>SS*</sub>		0		v	
High-level input voltage, V <sub>IH</sub> (all inputs except clocks)	2.0	2.4		V	
High-level clock input voltage, $V_{IH}(\phi)$	10.0	12.0		V	
Low-level input voltage, VIL (all inputs except clocks)			0.4	v	
Low-level clock input voltage, $V_{1L}(\phi)$		0.3	0.6	V	
Operating free-air temperature, TA	0	1 ·	50	°C	•

\*All power supplied by emulator module.

Digital Systems Division

4-2

	(Unles	s Otherwise Noted)				
	Parameter	Test Conditions	Min	Typ†	Max	Unit
	Data bus during DBIN	$V_1 = V_{SS}$ to $V_{CC}$		±75	100	
II	WE, MEMEN, DBIN	$V_{I} = V_{SS}$ to $V_{CC}$		±75	100	μA
	Clock	$V_{I} = -1 V$ to 13.6 V		±75	100	
	Any other inputs	$V_I = V_{SS}$ to $V_{CC}$			1	mA
v <sub>OH</sub>	High-level output voltage	$I_{\rm O} = -0.4  \rm mA$	2.4	3.4		V
v <sub>OL</sub>	Low-level output voltage	$I_{O} = 3.2 \text{ mA}$		0.4	0.5	V
I <sub>BB</sub>	Supply current from V <sub>BB</sub> *			0		mA
ICC	Supply current from $V_{CC}^*$			0		mA
I <sub>DD</sub>	Supply current from V <sub>DD</sub> *			0	•	mA
C <sub>i</sub>	Input capacitance (any inputs except clock and data bus)	f = 1 MHz, unmeasured pins at V <sub>SS</sub>		30	40	pF
C <sub>i</sub> (\$\$1)	Clock 1 input capacitance	f = 1 MHz, unmeasured pins at V <sub>SS</sub>	-	100	150	pF
C <sub>i</sub> (¢ 2)	Clock 2 input capacitance	f = 1 MHz, unmeasured pins at V <sub>SS</sub>		200	250	pF
C <sub>i</sub> (\$ 3)	Clock 3 input capacitance	f = 1 MHz, unmeasured pins at V <sub>SS</sub>		100	150	pF
C <sub>i</sub> (¢ 4)	Clock 4 input capacitance	f = 1 MHz, unmeasured pins at V <sub>SS</sub>		100	150	pF
c <sub>DB</sub>	Data bus capacitance	f = 1 MHz, unmeasured pins at V <sub>SS</sub>		40	50	pF
						2

 

 Table 4-3. TMS 9900 Electrical Requirements Over Recommended Operating Conditions (Unless Otherwise Noted)

<sup>†</sup>All typical values are at  $T_A = 25^{\circ}C$  and nominal voltages. \*All power supplied by emulator module

4-3

	of Recommended Operating Conditions)	over i u	n Range		
	Parameter	Min	Nom	Max	Unit
$^{t}c(\phi)$	Clock cycle time	.310	0.333	0.5	μs
$t_{r(\phi)}$	Clock rise time	10	12		ns
$t_{f(\phi)}$	Clock fall time	10	12		ns
$t_{w(\phi)}$	Pulse width, any clock high	40	45	100	ns
<sup>t</sup> d(ø1 L-ø2H)	Delay time, clock 1 low to clock 2 high (time between clock pulses)	0.	5		ns
<sup>t</sup> d(ø2L-ø3H)	Delay time, clock 2 low to clock 3 high (time between clock pulses)	0	5		ns
<sup>t</sup> d(ø3L-ø4H)	Delay time, clock 3 low to clock 4 high (time between clock pulses)	0	5		ns
<sup>t</sup> d(ø4L-ø1H)	Delay time, clock 4 low to clock 1 high (time between clock pulses)	0	5		ns
<sup>t</sup> d(ø1H-ø2H)	Delay time, clock 1 high to clock 2 high (time between leading edges)	70	80		ns
<sup>t</sup> d(ø2H-ø3H)	Delay time, clock 2 high to clock 3 high (time between leading edges)	70	80		ns
<sup>t</sup> d(ø3H-ø4H)	Delay time, clock 3 high to clock 4 high (time between leading edges)	70	80		ns
<sup>t</sup> d( <b>ø</b> 4H- <b>ø</b> 1H)	Delay time, clock 4 high to clock 1 high (time between leading edges)	70	80		ns
t <sub>su</sub>	Data or control setup time before clock 1	40	50		ns
th	Data hold time after clock 1	10	20		ns

# Table 4-4. TMS 9900 Microprocessor Timing Interface Requirements (Over Full Range

See figures 4-1 and 4-2.

## Table 4-5. TMS 9900 Microprocessor Switching Interface Characteristics (Over Full Range of Recommended Operating Conditions)

Parameter	Test Conditions	Min	Тур	Max	Unit	
<sup>t</sup> PLH or <sup>t</sup> PHL Propagation delay time, clocks to outputs	$C_L = 200 \text{ pF}$	25		40	ns	
<sup>t</sup> PLN or <sup>t</sup> PHL (MEMEN-)		40			ns	

See figure 4-2.

## 4.3 TMS 9980A BUFFER ELECTRICAL CHARACTERISTICS

The characteristics of the TMS 9980A buffer input and output signals are given in tables 4-6 and 4-7. The input load or output driver is given for all buffer/target system lines. Table 4-8 gives information on the external clock source requirements as well as setup and hold time alterations imposed by the buffer on input timing. Finally, table 4-9 shows the propagation delays associated with buffer outputs.



## Table 4-6. TMS 9980A Buffer Input Signal Loads

Input	Load
D0 - D7	74LS243
CKIN	TMS 9980A + 74LS04
CRUIN	74LS32
INTO-2	74LS32
HOLD-	74LS04
READY	74LS125

## Table 4-7. TMS 9980A Buffer Output Drivers

Output	Туре
A0 - A13/CRUOUT	74LS244
<b>D0 -</b> D7	74LS243
CKOUT (03)	74LS244
DBIN	74LS241
MEMEN-	74S241
WE-	74S241
CRUCLK	74LS244
HOLDA	74LS08
IAQ	74LS244

Digital Systems Division

Parameter		Min	Nom	Max	Units
Clock frequency, text		6		10	MHZ
Clock cycle time t <sub>c</sub> (0)		.4		.666	μsec
External source rise/fall time Tr/Tf			10		nsec
External source high level pulse width	ո T <sub>wh</sub>	40			nsec
External source low level pulse width	T <sub>wl</sub>	40			nsec
External source high level $V_h$		2.2			· <b>V</b>
External source low level V1				0.8	v
Setup Time t <sub>su</sub> HC	LD-		+33	+53	ns
RE	ADY		+12	+21	ns
D0	- D7		+15	+21	ns
CR	UIN		+17	+25	ns
IC	(0-2)		+32	+48	ns
Setup Time t <sub>h</sub> HO	LD-	-53	-33	+0	ns
RE	ADY	-21	-12	+0	ns .
DO	- D7	-21	-15	+0	ns
CR	UIN	-25	-17	+0	ns
IC	(0-2)	48	-32	+0	ns

## Table 4-8. TMS 9980A Timing Requirements

+ indicates a quantity to be added to the corresponding TMS 9980A parameter.

- indicates a quantity to be subtracted from the corresponding TMS 9980A parameter.

Parameter	From	То	Test Condition	Min.	Typ.*	Max.*
t <sub>PLH</sub> or t <sub>PHL</sub>	03	Address Bus (A0 - 13)			+15	+21
,	"	Data Bus D0 - D7			+15	+21
"	n	Write Enable (WE)			+9	+12
n	"	Data Bus In (DBIN)			+31	+45
n	"	Memory Enable (MEMEN)			+26	+38
n	"	CRU Clock (CRUCLK)			+15	+21
"	n	CRU Data Out (CRUOUT)		•	+15	+21
"	"	Hold Acknowledge (HOLDA)			+25	+41
· //	"	Instruction Acquisition (IAQ)	• •		+15	+21

## Table 4-9. TMS 9980A Buffer Switching Characteristics

+ Indicates a quantity to be added to the corresponding TMS 9980A parameter.

\* Unit times are in nanoseconds

4.3.1 TMS 9980A BUFFER SWITCHING CHARACTERISTICS. The external signal timing diagram for the TMS 9980A buffer is shown in figure 4-3. The timing of all the inputs and outputs is controlled by the internal 4-phase clock; thus, all timings are based on the width of one phase of the internal clock. This is 1/f (CKIN), whether driven or from a crystal. This is also one-fourth frequency of the system,  $\frac{1}{4}f$  (system). In the tabular part of figure 4-3, where the parameters and test conditions are shown, the phase time is denoted  $t_w$ . All external signals are with reference to  $\frac{1}{43}$ .

#### 4.4 PRECAUTIONS

The following caution notes apply to the interface between emulator and buffer modules to host computer and target systems.

### CAUTION

- 1. Computer power must be "off" before inserting or removing the emulator module, or before mating the emulator to buffer or emulator to trace interface cables.
- 2. Host computer power must be "on" before the target system power is turned "on". Normally the microprocessor replacement plug may be inserted or withdrawn from the target system while computer power is "on"; however, caution notes 3 through 5 apply to this microprocessor plug interconnection.
- 3. If host system power is "on", do not permit the microprocessor replacement connector pins to contact any conductive, grounded, or energized surfaces.
- 4. Target system power must be "off" before unplugging the target system microprocessor chip or connecting the buffer interface.

- 5. Make certain that the microprocessor replacement plug, from the buffer module, is properly polarized and aligned with the target microprocessor socket upon insertion. The cutoff index corner of the buffer microprocessor replacement plug must be aligned with pin 1 of the target microprocessor socket.
- 6. When they are used, target system clocks must be properly adjusted for reliable operation. Excessive over voltage may damage the microprocessor in the buffer module.

#### 4.5 CONTROLS AND INDICATORS

The following paragraphs describe the emulator and buffer controls and indicators.

**4.5.1 CLOCK SELECT SWITCH.** The buffer module has a screwdriver-actuated clock select switch accessible through a hole in the top of the module enclosure. The clock select switch is positioned to either INTERNAL or TARGET clock position to employ either the internal clock or the target clock.

### NOTE

Computer reset and restart may be required if the clock selection is changed after program loading.

**4.5.2 HOLD ACKNOWLEDGE INDICATOR.** The emulator has a red LED indicator between the buffer cable interface connectors and the trace module interface connectors (figure 1-3). This indicator is illuminated whenever the buffer microprocessor is in a hold state.

### 4.6 PROGRAM LOADING

The programmer can use a 733 ASR Data Terminal (with cassette storage and loading) or a floppy disk or other program I/O device, as dictated by the peripherals employed in the user's system. Software routines are normally supplied on either cassette or diskette media. Refer to the 733 or Floppy Disk Installation and Operation manuals for the applicable peripheral device.

### 4.7 SPECIAL MAINTENANCE

Since the emulator module plugs directly into the 990 Computer chassis, general maintenance of this card is related to the computer maintenance provisions. The emulator circuit board has no special maintenance provisions. Depot level maintenance for the buffer module and emulator module are covered in their respective maintenance manuals (see Preface).

946245-9701

	PARAMETER	TEST CONDITIONS	MIN	түр	мах	UNIT
tr(φ3)	RISE TIME OF \$		3	5	10	ns
tf(φ3)	FALL TIME OF \$		5	7.5	15	nS
t <sub>W</sub> (φ3)	PULSE WIDTH OF \$		t w <sup>-15</sup>	t <sub>w</sub> -10	t <sub>w</sub> +10	nS
<sup>t</sup> su	DATA OR CONTROL SETUP TIME *		t <sub>W</sub> -30			nS
th	DATA HOLD TIME *		21 <sub>tw</sub> +10			nS
<sup>t</sup> PHL(We)	PROPAGATION DELAY TIME WE HIGH TO LOW	C <sub>L</sub> = 200pf	t <sub>W</sub> -10	t w	t <sub>w</sub> +20	nS
<sup>t</sup> PLH(We)	PROPAGATION DELAY TIME WE LOW TO HIGH		tw	tw+10	t <sub>w</sub> +30	nS
<sup>t</sup> PHL(CRUCLK)	PROPAGATION DELAY TIME CRUCLK HIGH TO LOW		-20	-10	+10	ns
<sup>†</sup> PLH(CRUCLK)	PROPAGATION DELAY TIME CRUCLK LOW TO HIGH		2 t w - 10	2 t w	21w+20	nS
tov	DELAY TIME FROM OUT- PUT VALID TO \$3 LOW		t <sub>w</sub> -50			ns <u>.</u>
tox	DELAY TIME FROM OUT- PUT INVALID TO \$3 LOW			tw-20	tw	ns

\* ALL INPUTS EXCEPT ICOIC2 MUST BE SYNCHRONIZED TO MEET THESE REQUIREMENTS. ICOIC2 MAY CHANGE ASYNCHRONOUSLY.





Digital Systems Division

4

## ALPHABETICAL INDEX

 $\mathcal{O}$ 

Digital Systems Division

AMPL:
Configuration
Definition
System
System Plack Diagram
System Block Diagram
Assignments, Chassis Slots 2.4, F2-1, F2-7
Ria D. Guilding mo 1 mo o
Bit Definitions
Buffer:
Components
Module 1.3, 1.4.2, 2.4, F2-13
Buffer Module Installation 2.4
Cable Connections, Emulator 2.5, 2.8
Cabling Diagram, Emulator/Buffer
Cabling, Trace Module 2.5.1, F2-10
Chassis Slot Assignments
Clock Select Switch
Configuration, AMPL
Connectors, Target System 2.5.2, F2-11
CRU/Emulator Interface 3.2, F3-1, F3-2
Definitions:
AMDI 11
AMPL
AMPL
AMPL.       1.1         Bit       T3-1, T3-2         Programming       3.3
AMPL.       1.1         Bit       T3-1, T3-2         Programming       3.3         Emulator Module       1.1, 1.2, F1-3
AMPL.       1.1         Bit       T3-1, T3-2         Programming       3.3         Emulator Module       1.1, 1.2, F1-3
AMPL
AMPL
AMPL       1.1         Bit       T3-1, T3-2         Programming       3.3         Emulator Module       1.1, 1.2, F1-3         Cable Connections       2.5, 2.8         Components       T2-1         Functions       1.4.1
AMPL       1.1         Bit       T3-1, T3-2         Programming       3.3         Emulator Module       1.1, 1.2, F1-3         Cable Connections       2.5, 2.8         Components       T2-1         Functions       1.4.1         Installation       2.4
AMPL.       1.1         Bit       T3-1, T3-2         Programming       3.3         Emulator Module       1.1, 1.2, F1-3         Cable Connections       2.5, 2.8         Components       T2-1         Functions       1.4.1         Installation       2.4         Emulator/Buffer:       2.4
AMPL       1.1         Bit       T3-1, T3-2         Programming       3.3         Emulator Module       1.1, 1.2, F1-3         Cable Connections       2.5, 2.8         Components       72-1         Functions       1.4.1         Installation       2.4         Emulator/Buffer:       Cabling Diagram         F2-9
AMPL       1.1         Bit       T3-1, T3-2         Programming       3.3         Emulator Module       1.1, 1.2, F1-3         Cable Connections       2.5, 2.8         Components       72-1         Functions       1.4.1         Installation       2.4         Emulator/Buffer:       Cabling Diagram         F2-9
AMPL.       1.1         Bit       T3-1, T3-2         Programming       3.3         Emulator Module       1.1, 1.2, F1-3         Cable Connections       2.5, 2.8         Components       T2-1         Functions       1.4.1         Installation       2.4         Emulator/Buffer:       2.4
AMPL1.1BitT3-1, T3-2Programming3.3Emulator Module1.1, 1.2, F1-3Cable Connections2.5, 2.8ComponentsT2-1Functions1.4.1Installation2.4Emulator/Buffer:2.4Cabling DiagramF2-9Interconnect CablesF1-5Emulator/CRU Interface3.2, F3-1, F3-2
AMPL1.1BitT3-1, T3-2Programming3.3Emulator Module1.1, 1.2, F1-3Cable Connections2.5, 2.8ComponentsT2-1Functions1.4.1Installation2.4Emulator/Buffer:2.4Cabling DiagramF2-9Interconnect CablesF1-5Emulator/CRU Interface3.2, F3-1, F3-2Functions, Emulator1.4
AMPL1.1BitT3-1, T3-2Programming3.3Emulator Module1.1, 1.2, F1-3Cable Connections2.5, 2.8ComponentsT2-1Functions1.4.1Installation2.4Emulator/Buffer:2.4Cabling DiagramF2-9Interconnect CablesF1-5Emulator/CRU Interface3.2, F3-1, F3-2
AMPL1.1BitT3-1, T3-2Programming3.3Emulator Module1.1, 1.2, F1-3Cable Connections2.5, 2.8Components72-1Functions1.4.1Installation2.4Emulator/Buffer:2.4Cabling DiagramF2-9Interconnect CablesF1-5Emulator/CRU Interface3.2, F3-1, F3-2Functions, Emulator1.4FS990 EquipmentT1-1
AMPL1.1BitT3-1, T3-2Programming3.3Emulator Module1.1, 1.2, F1-3Cable Connections2.5, 2.8Components72-1Functions1.4.1Installation2.4Emulator/Buffer:2.4Cabling DiagramF2-9Interconnect CablesF1-5Emulator/CRU Interface3.2, F3-1, F3-2Functions, Emulator1.4FS990 EquipmentT1-1Indicator, Hold Acknowledge4.5.2
AMPL1.1BitT3-1, T3-2Programming3.3Emulator Module1.1, 1.2, F1-3Cable Connections2.5, 2.8Components72-1Functions1.4.1Installation2.4Emulator/Buffer:2.4Cabling DiagramF2-9Interconnect CablesF1-5Emulator/CRU Interface3.2, F3-1, F3-2Functions, Emulator1.4FS990 EquipmentT1-1

Loading, Program 4.6
Modification, System 2.4 Module:
Module:         Buffer       1.4.2, F2-13         Emulator       1.1, 1.2, F1-3         Trace       1.1
Program Loading
Set Emulator Breakpoint3.4.4Set Target CPU Registers3.4.8Subroutines3.4.6Siwtch, Clock Select4.5.1System:
AMPL
Target Memory Read3.4.2Target Memory Write3.4.3Target System:
Connectors.         2.5.2, F2-11           Interface         1.4           TMS 9900:         1.4
Buffer/Target Interface 4.2, F4-1, F4-2, T4-1 Clock Timing
Electrical Characteristics 4.3, T4-6, T4-7 Input Signal Loads
TMS 9980A Target System Connectors.       2-5.2, F2-11         TMS 9980A Timing Requirements       F4-8         Trace Module       1.1         Cabling       2.5.1, F2-10         TX990/TXDS       2.2
Unpacking

Digital Systems Division

Index-2