

HP 21MX E-Series Computer Microprogramming Reference Manual



HEWLETT-PACKARD COMPANY
11000 WOLFE ROAD, CUPERTINO, CALIFORNIA, 95014

Library Index Number 2MICRO,320.02109-90004

Printed: MAR 1977 Printed in ''

HP Computer Museum www.hpmuseum.net

For research and education purposes only.

LIST OF EFFECTIVE PAGES

Changed pages are identified by a change number adjacent to the page number. Changed information is indicated by a vertical line in the outer margin of the page. Original pages do not include a change number and are indicated as change number 0 on this page. Insert latest changed pages and destroy superseded pages.

 Change 0 (Original)
 Oct 1976

 Change 1
 March 1977

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced or translated to another program language without the prior written consent of Hewlett-Packard Company.

Are you looking for a better way to accomplish your applications program tasks? Have you used all the programming methods you can think of to make your library subroutines run as efficiently as possible in your Real Time Executive (RTE) Operating System environment? Maybe its time to look into microprogramming.

Primarily, microprogramming is the use of a discrete language to effect control of a specific computer at the closest possible level without hardware redesign so that you may have the advantage of executing selected main memory programs at the fastest possible rate available in the computer. Some other purposes for microprogramming that may be of interest to you are mentioned in section 1 of this manual.

This manual consists of four parts and eight appendixes that will provide you with the information necessary to prepare and integrate your microprograms into HP 21MX E-Series Computers, then execute them when desired. You will find subjects organized as follows:

Part I - Why Microprogramming?

- Program analysis.
- · An overview of microprogramming.
- Microprogrammable functions of HP 21MX E-Series Computers.

Part II - Microprogramming Methods.

- Microinstruction formats, definitions, and timing.
- Gaining access to your microprogramming area.
- How to prepare microprograms.

Part III Microprogramming Support Software and Hardware.

- How to microassemble and load object microprograms.
- Using microprogramming support software such as the:
 - Microdebug Editor (MDE).
 - Writable Control Store (WCS) I/O Utility Routine (WLOAD) and WCS Real Time Executive (RTE) Driver DVR36.
 - Programmable Read-Only-Memory (pROM) Tape Generator.
- Using pROM hardware facilities.
- Using extra features of the HP 21MX E-Series Computers.


Part IV Microprogramming Examples.

Appendixes

- Microprogramming reference material.
- The HP 21MX E-Series Computer base set microprogram listing.

This manual is written for those individuals who have experience as Assembly language programmers and are familiar with Hewlett-Packard RTE Operating Systems.

The documentation map that follows is a diagram of related manuals. Parts II and III of this manual contain additional information about microprogramming support software.



PART I – Why Microprogramming?				
Section 1	Microprogramming Concept			
Section 2	Controllable Functions			
PART II - Microp	rogramming Methods			
Section 3	Microprogramming Preparation Steps			
Section 4	Microinstruction Formats			
Section 5	Timing Considerations			
Section 6	Mapping to the User's Microprogramming Area			
Section 7	Microprogramming Considerations			
Section 8	Preparation with the Microassembler			
PART III - Microp	programming Support Software and Hardware			
Section 9	Using the RTE Microassembler			
Section 10	Using the RTE Microdebug Editor			
Section 11	Writable Control Store (WCS) Support Software			
Section 12	Using pROM Generation Support Software and Hardware			
Section 13	Using Special Facilities of the Computer			
PART IV - Micro	orogramming Examples			
Section 14	Microprograms			
APPENDIXES	Abbandations and Definitions			
Appendix A	Abbreviations and Definitions			
Appendix B	Microinstruction Formats			
Appendix C	Micro-Order Summary and Specialized Microprogramming			
Appendix D	Microprogramming Form			
Appendix E	Object Tape Formats			
Appendix F	HP 21MX-to-HP 21MX E-Series Micro-Order Comparison Summary			
Appendix G	HP 21MX E-Series Computer Base Set Microprogram Listing			

Appendix H

Index

Functional Block Diagram

CONTENTS

Section Page	Section 4 Page MICROINSTRUCTION FORMATS
Preface iii	Microinstruction Binary Structures
PART I — WHY MICROPROGRAMMING?	Word Type I
Section 1 Page	Word Type II 4-6 Word Type III 4-6
MICROPROGRAMMING CONCEPT1-1	Word Type IV
Microprogramming Overview	Micro-Order Definitions
The Microprogramming Process	
Executing Your Microprogram	
Summary1-8	
Summary1-0	Section 5 Page
	TIMING CONSIDERATIONS
Section 2 Page	Computer Sections Involved in Timing5-1
CONTROLLABLE FUNCTIONS 2-1	Review and Expansion of Timing Definitions
Computer Functions that Can Be Controlled2-1	and Terms
Control Processor2-2	Timing Variables
Arithmetic/Logic Section	Pause5-4
Main Memory Section2-2	Freeze
Input/Output Section	Overall Timing
Operator Panel	Timing Calculations5-8
Memory Protect	Arithmetic/Logic Section Operations 5-10
Dynamic Mapping System	Control Memory Branches5-13
A Closer Look at the Functions	I/O Operations
Some Definitions and Timing Points 2-10	Main Memory Operations 5-14
How Do All These Functions Interrelate? 2-10	Reading from Memory
Control Memory	Writing to Memory
Let's Talk About The Base Set2-13	Summary 5-17
An Operational Overview2-14	
Fetching	
Execution:2-16	
Microprogrammed Accessories 2-17	Section 6 Page
Summary 2-17	MAPPING TO THE USER'S
	MICROPROGRAMMING AREA6-1
DADT II MICDODDOCDAMMING METHODS	Control Memory Mapping Method6-2
PART II — MICROPROGRAMMING METHODS	Software Entry Points
Section 3 Page	The User Instruction Group 6-2 HP Reserved UIG Codes 6-3
MICROPROGRAMMING PREPARATION	User Area UIG Codes
STEPS	User's Area Mapping Example6-5
Environment	Main Memory/Control Memory Linkage 6-5
Microprogramming Hardware3-1	Assembler Procedure
Microprogramming Support Software	Parameter Passing 6-8
The RTE Microassembler 3-3	Control Memory/Main Memory Linkage 6-11
Microassembler Cross-Reference Generator 3-3	Some Main Memory Program Procedures6-11
RTE Microdebug Editor	The MIC Pseudo-Instruction6-11
Driver DVR36	Parameter Assignment Example 6-12
WLOAD	Example MIC Pseudo-Instruction Use 6-12
pROM Tape Generator3-4	Calling Microprograms from FORTRAN 6-13
Preparatory Steps	Summary 6-14

CONTENTS (continued)

Section 7 Pag	ge The Label Field8-7
MICROPROGRAMMING	Micro-Orders 9.7
CONSIDERATIONS 7	-1 Address Fields 9.7
Read and Write Considerations	-1 Comment Field 8.8
Typical Read Operations	-1 Pseudo-Microinstructions 9 9
Typical Write Operations	4 The ORG Pseudo-Microinstruction 8.8
Use of MPCK	·7 ALGN 8.10
Conditional and Invalid Operations	-7 The END Pseudo-Microinstruction 8-10
Some Microprogramming Techniques	-8 EQU
The Use of SRG1 and SRG27	8 DEF
Using the ASG Micro-Order7-1	The ONES and ZERO Pseudo-
Setting and Clearing Overflow	Microinstruction 8-11
The Use of PNM	2 Summary
The CNTR Micro-Order	2 Summary
Magnitude Tests	3
Memory Protect Considerations	Δ
The FTCH Micro-Order	4
IRCM	1 met m = meter reditaming serror
INCI	SOFTWARE AND HARDWARE
MPCK	. '1
The IOG Micro-Order	
	_
The JOEE Misses Order	r age
The IOFF Micro-Order	
Dual Channel Port Controller Considerations 7-1	come inconstitute
Microprogrammed I/O	
Synchronizing With the I/O Section	
I/O Section Signal Generation7-1	
I/O Control	9 Microassembler Listing Output
I/O Output	9 Symbol Table Output 9-4
I/O Input	Using the Cross-Reference Generator9-5
Memory Protect in Relation to I/O7-2	0 Messages
Interrupt Handling	Informative Messages
Forming and Executing Microprogrammed	Error Messages
I/O Instructions	3
Special I/O Techniques7-2	3
I/O Micro-order Summary	
Dynamic Mapping System Considerations 7-2	
Guidelines for Writing Loaders	
Summary	
	Control The RTE MICRODEBCG EDITOR 10-1
	Scheduling MDE 10-2 MDE Commands 10-3
Donation 0	
Section 8 Pag	
PREPARATION WITH THE	EXit Command
MICROASSEMBLER 8-	
Planning and Preparation8	
Planning8-	1 LU Command
Preliminary Information8-	2 DElete Command
Preliminary Information 8- Field Template 8- Microprogram Entry 8-	2 REplace Command
Microprogram Entry8-	3 SHow Command
The Microassembler	BReakpoint Command
Microassembler Rules8-	
Control Commands	
MIC Assembly Command 8-	
The \$CODE Command 8-	5 RUn Command
\$PAGE Command8	
The \$LIST and \$NOLIST Commands8-	5 Messages
\$PUNCH and \$NOPUNCH8	
HP 21MX E-Series Microinstructions 8-	

CONTENTS (continued)

Section 11 Page WRITABLE CONTROL STORE (WCS) SUPPORT SOFTWARE	PART IV — MICROPROGRAMMING EXAMPLES	
WCS Hardware	Section 14 MICROPROGRAMS WCS Initialization Microprogramming with MDE Shell Sort Example Microprogrammed I/O Operation Example	14-2 14-4 14-6
Section 12 Page USING pROM GENERATION SUPPORT SOFTWARE AND HARDWARE	APPENDIX A ABBREVIATIONS AND DEFINITIONS	Page
Using the pROM Tape Generator12-1Initialize Phase12-2Punch Phase12-5	APPENDIX B MICROINSTRUCTION FORMATS	Page
Verify Phase12-6pROM Tape Generator Error Messages12-7pROM Hardware12-9	APPENDIX C MICRO-ORDER SUMMARY AND SPECIALIZED MICROPROGRAMMING	Page
	APPENDIX D MICROPROGRAMMING FORM	Page
	APPENDIX E OBJECT TAPE FORMATS	Page
Section 13 Page USING SPECIAL FACILITIES OF THE	APPENDIX F	Page
COMPUTER	21MX-TO-HP 21MX E-SERIES MICRO- ORDER COMPARISON SUMMARY	F-1
Microprogram	APPENDIX G HP 21MX E-SERIES BASE SET MICRO-	Page
Microprogram	PROGRAM LISTING	G-1
Microprogrammable Processor Port13-6Hardware Interface13-7MPP Microprogram13-8	APPENDIX H FUNCTIONAL BLOCK DIAGRAM	Page H-1
Summary 13-9	Index	T_1



ILLUSTRATIONS

Title Page	Title Page
Microprogramming Implementation Process 1-5	Consolidated Microcycle Estimating Flowchart5-9
Some Microprogramming Products 1-7	Detailed Microcycle Time Determination
HP 21MX E-Series Computer Overall Block	Flowchart 5-11
Diagram	Detailed Pause Time Calculation Flowchart
Simplified Control Processor Block Diagram 2-9	(Using an HP 2102B Memory as an Example) 5-16
Control Memory Map2-12	Overflow Register Control
Word Type/Binary Format Summary 4-1	Scheduling MDE (MDEP)
Micro-Order Binary Formats4-3	Calling MDE (MDES)
RTE Microassembler Word Format Summary 4-5	Interactive Debugging Operations
Microassembler Format Micro-Orders 4-7	General Tape Format
Jump Address Decoding	Example 3, Microprogrammed Shell Sort
Basic Timing Definitions	Flowchart14-9
Variable Microcycles with Pause Conditions 5-6	Example 4, Microprogrammed Privileged Section
Overall Microcycle Timing Flowchart5-7	Flowchart

TABLES

Fitle	Page	Title	Page
Computer Functions	2-6	MEM Signals Invoked by Micro-Orders	
Preparatory Steps		DMS Micro-Order Control Signals	$7-28$
Manual/Software References		Microassembler and Cross-Reference Generator	r
Micro-Order Definitions		Error Messages	9-8
Summary of Timing Factors		MDE Operator Command Syntax	
Control Memory User Instruction Group		Summary of Microdebug Editor Commands	
Software Entry Point Assignments	6-4	Microdebug Editor Error Messages	
		Default Formats by Vendor	
Backplane I/O Signal Generation Determined b	7 ₋ 18	MPP Signal Summary	13-7
IR Bits 11 through 6	7-18	Special Facilities Transfer Rate Summary	13-9

PART I Why Microprogramming?

Section 1 MICROPROGRAMMING CONCEPT





.

MICROPROGRAMMING CONCEPT

SECTION

1

Why microprogramming? Because microprograms and microprogramming techniques can be used to. .

- Reduce program execution time. By microprogramming often-used routines you can significantly decrease the program execution time. Large reductions in execution time are enabled because:
 - Many instruction fetches are eliminated.
 - Microinstructions execute (typically) four to ten times faster than Assembler instructions.
 - Multiple operations can occur during a single microinstruction.
 - The microinstruction word width (24 bits) provides a larger instruction repertoire than available with the Assembler word width (16 bits).
 - Many more registers and functions at the microinstruction level are available to you than to the higher level language programmer.
- Implement customized computer instructions. Designing customized instructions (i.e., microprograms) can provide facilities not otherwise readily available. Examples are:
 - Postindexing and/or preindexing.
 - Stack instructions.
 - Special arithmetic instructions (double integer, decimal, etc.).



What types of applications can be microprogrammed?

- Sort routines (e.g., bubble, shell, radix-exchange, and quicksort).
- High-speed or specialized input/output (I/O) transfer operations.
- Table searches (e.g., sequential, binary, and link-list).
- Transcendental functions (e.g., sine, square root, and logarithms).
- Fast Fourier Transform (FFT).

You may also create microprograms to control your own customized hardware. References for microprogrammable algorithms for many of the above applications are given in part IV.

Then why not microprogram everything?

- Microprogramming everything would be an unwieldly and unprofitable project. An analysis should be made to determine those areas that need to be microprogrammed.
- Microprograms are not relocatable in control memory.
- Microprograms run separately from the operating system and, when invoked, are in complete
 control of the computer. Therefore, if you don't plan carefully, the operating system's peripheral
 devices, memory, and computer management can be defeated, or even aborted.

Although additional effort is required to become more familiar with the computer in order to write microprograms, the results will be well worth the effort. The following paragraphs outline the considerations involved when you decide to microprogram.

1-1. MICROPROGRAMMING OVERVIEW

What is the first thing to consider? Typically, an application program, or perhaps a library routine running in an RTE environment, may need to have a faster execution speed. This may or may not be obvious in external operation (i.e., waiting time is too long for a line printer output when a certain calculation is performed, terminal response too slow, etc.). Whether the excessive time taken is obvious or not, some method must be used to analyze the programming environment so that you can identify these areas. Three basic methods can be considered to determine which areas of the program (memory) are consuming the most computer time:

- Programming analysis devices may be attached to the computer; this is the most accurate but most expensive method.
- A programmatical analysis method may be used as a middle-of-the-road approach.
- The computer can be checked manually at periodic intervals (i.e., every 10 or 15 seconds) by halting and recording the program counter (P-register) contents. A profile can thus be obtained, and a map of the "busy" areas generated; however, this is a tedious and time-consuming task, but a minimum of material cost is involved.

In summary, it can be seen that the first step is to find out what you're going to microprogram. The point is that if you spend your time microprogramming some seldom-used library routine, you cannot expect to realize a significant gain in software efficiency.

1-2. SELECTING AN ANALYSIS METHOD

The analysis method we'll consider in this manual is a middle-of-the-road approach. That is, an activity profile generation type of program. For example, you can:

- Use an I/O device capable of generating interrupts and cause periodic interrupts to the operating system.
- Reserve a "word block counter" for (as an example) every 500 words of main memory.

Each time the device interrupts, the P-register could be sampled and the count incremented for the associated "word block counter". That is, a record is generated for the program location counter at periodic intervals. This can be done several hundred thousand times and, at the end of the sample period, a percentage of time spent in each area of memory can be obtained. Then. . .

- The load map of the program being analyzed can be examined to determine which part(s) of the program could possibly be microprogrammed to decrease the execution time.
- The resolution for your analysis program could be changed, as could other parameters in the program, to obtain the desired profile.

This is the general idea of how an activity profile generation program could be used. Also, you may want to refer to the *Contributed Library Catalog*, part no. 22999-90040, for programs you may be able to use.

Once your activity profile generation program output is analyzed, it may be found that some specific routines (perhaps library subroutines) are indeed consuming too much computer time. Once the analysis is complete, you're ready to concentrate on a particular area. But remember that:

- The maximum benefit of microprogramming will not be realized by simply imitating the Assembly language instructions in microroutines.
- In order to determine specifically what to microprogram, the computer functions and program
 intent should be studied before you begin to write your microprogram. The final result will be a
 microprogrammed solution that executes in much less time and is totally or at least partially
 transparent.

Now, what steps are necessary to get your microprogram into operation? An overview of the process follows.

1-3. THE MICROPROGRAMMING PROCESS

Figure 1-1 provides an overview of the steps involved in microprogramming and some explanation of the illustration may be helpful:

- After a program analysis has been accomplished, the entry point (address) for the control memory module that you'll be using must be determined.
- The microprogram is then written using the information given in part II of this manual.
- The microprogram source file can be prepared and stored on disc.

Concept

- The microassembler (program MICRO, which can be placed in the RTE system at generation time) is loaded into main memory.
- The microprogram source is then microassembled by MICRO and a listing and an object file can be
 obtained.
- At this point the Microdebug Editor (program MDEP, which can also placed in the RTE system at generation time) can be loaded into main memory. (The Microdebug Editor may also be called from your programs in the RTE environment by the name MDES.)
- The object microprogram may then be loaded into Writable Control Store (WCS) using the MDE. (Microprograms can also be loaded into WCS using other programs, such as WLOAD.)
- The microprogram can be debugged, edited, and checked out interactively using the MDE and WCS.

NOTE

The HP 13197A Writable Control Store Kit is an integral part of microprogramming. Information on writing microprograms to be stored in WCS is the primary purpose of this manual; however, installation and additional reference information on WCS will be found in the HP 13197A Writable Control Store Reference Manual, part no. 13197-90005. Information on the driver (necessary for operation of WCS in the RTE environment) and on the WCS I/O Utility routine WLOAD is included in the RTE Driver DVR36 for HP 12978A/13197A Writable Control Store Board Programming and Reference Manual, part no. 13197-90001.

The ready-to-run microprogram can be stored in one of two ways:

- It can be left in WCS.
- You can create a permanent microprogram through the use of the pROM Tape Generator microprogramming support software. This software, in turn, can be used to generate several different types of mask tapes that can be used to have Programmable Read Only Memory (pROM's) fused (burned). The pROM's can then be installed on the HP 13304A Firmware Accessory Board (FAB) (attached to the CPU) or on the HP 13047A User Control Store (UCS) Kit (in the I/O card cage).

NOTE

Information on the pROM Tape Generator (as well as on the RTE Microassembler and RTE Microdebug Editor microprogramming support software) is included in this manual. Information you will need for using pROM's can be found in the HP 13304A Firmware Accessory Board Installation and Service Manual, part no. 13304-90001 and the HP 13047A User Control Store Kit Installation and Service Manual, part no. 13047-90001.




Figure 1-1. Microprogramming Implementation Process

The advantages of executing microprograms from WCS are:

- WCS may be reused for many microprograms.
- WCS may be used to dynamically swap microprograms in and out of the system to suit a variety of
 users.

The disadvantages are:

- Microprograms in WCS can be destroyed by an errant user of the system.
- When computer power is removed, your microprogram is lost and must be reloaded.
- Each WCS board requires an I/O slot in the computer.

The advantage of fusing (burning) pROM's is:

 The pROM's are permanently fused and the computer will not lose the microprogram when power is removed.

The disadvantage is:

There is much more involved in changing the microprogram with pROM's than there is with WCS.

1-4. EXECUTING YOUR MICROPROGRAM

If your microprogram is stored in pROM's, it can be executed immediately through User Instruction Group (UIG) instructions (105xxx or 101xxx) that link Assembly language routines to microprograms. The hardware and firmware map each UIG instruction to a unique control memory destination.

If WCS is being used, your microprogram must initially be contained in WCS before execution. Microprograms that reside in WCS execute at the same speed as pROM's. Both WCS and pROM resident microprograms can be used along with the base set in control memory. (The base set is defined as the computer's standard instruction set microprograms.)


Either the WCS I/O Utility routine WLOAD can be used to load WCS (through a call from FORTRAN, ALGOL, or Assembly language) or the MDE can be used to load WCS. The microprogram can then be called for execution from the main program in the same manner as described for a pROM stored microprogram. To summarize, your microprograms (when loaded) can be executed in the following ways:

- Under MDE control.
- By using an Assembly language UIG instruction.
- Through calls from FORTRAN or ALGOL.

Now that you have an overview of the microprogramming process, let's look at some microprogramming products.

1-5. SOME MICROPROGRAMMING RELATED PRODUCTS

Several different products have been mentioned in the previous paragraphs that are directly associated with the microprogramming environment. Figure 1-2 illustrates products that can be used for microprogramming your HP 21MX E-Series Computer.



7115-2

Figure 1-2. Some Microprogramming Products

1-6. SUMMARY

To effectively create a microprogram, the programmer must be equipped with the following:

- An understanding of what to microprogram.
- An understanding of the computer operation and its architecture.
- Knowledge of the methods used to map to and access control memory.
- Knowledge of the microassembly language and microinstruction field effects.
- Knowledge of the appropriate microprogramming hardware and software products.

One way to obtain this information is to attend the Hewlett-Packard 21MX E-Series Computer Microprogramming course. The above subjects are all expanded upon in the remaining portions of this manual but remember that the most important step you must take first is to find out what you should microprogram.

Section 2 CONTROLLABLE FUNCTIONS

CONTROLLABLE FUNCTIONS

SECTION

2

Now that the "busy areas" of the program have been identified, you are ready to gain some detailed knowledge of the computer that is needed before you read information about the microprogramming language. The following paragraphs describe:

- The hardware functions controlled by microinstructions.
- Aspects of the base set microprogrammed operation that will be important for your microprogramming.
- Enough about Hewlett-Packard products to enable you to take advantage of them (and interface with them) in your own microprogramming.

To implement your own microprograms you will not need to know the computer design to the "gate" level. The information in this book should be entirely sufficient for your needs. The base set discussion will help you to become aware of the existing microprogram's operation. Below is a look at the overall computer followed by details on the registers and other functions.

2-1. COMPUTER FUNCTIONS THAT CAN BE CONTROLLED

Figure 2-1 illustrates the five major sections in the computer. In order of importance, they are the:

- Control Processor.
- Arithmetic/Logic section.
- Main Memory section.
- Input/Output (I/O) section.
- Operator Panel.

Accessories shown in the overall block diagram that are directly associated with microprogramming are the:

- HP 13197A Writable Control Store (WCS).
- HP 13304A Firmware Accessory Board (FAB).
- HP 13047A User Control Store (UCS) Kit.

The important points about these and other accessories will be covered after a look at the "basic" computer.

2-2. CONTROL PROCESSOR

The Control Processor includes a special control memory (made of ROM, pROM, or WCS), registers, logic, and timing signals required to control all of the other sections of the computer. Notice in figure 2-1 that the base set, FAB, WCS, and UCS are all shown associated with the Control Processor by addressing and microinstruction (bus) lines. The base set (the standard instruction set microprogram) is part of the "basic" computer. The 3.5K microword capacity FAB, 1K microword capacity WCS, and 2K microword capacity UCS are accessories that are extensions of control memory you can use for your microprogramming. WCS also communicates with the I/O section to allow microprograms to be written to and read from main memory. Although some signals for control and loading of WCS are passed through the I/O section, both WCS and UCS are connected by cabling to the rest of control memory in an "OR-tied" fashion so that when executing there is no difference in addressing and microinstruction output. No matter how control memory is physically implemented, it all appears as one large microprogram facility to the Control Processor.

2-3. ARITHMETIC/LOGIC SECTION

The Arithmetic/Logic section of the computer includes most of the hardware required to actually carry out the commands of the microinstructions. It contains all working registers in the Central Processing Unit (CPU) and provides the logic to perform arithmetic and logical operations on data.

NOTE

The CPU consists of not only the Arithmetic/Logic section but the Control Processor and I/O section. These functions are all physically located on the board called the CPU.

2-4. MAIN MEMORY SECTION

All programs and data reside in the Main Memory section consisting of one controller and a set of semiconductor memory modules with which it is designed to operate. The instructions from main memory are all decoded by the Control Processor.

2-5. INPUT/OUTPUT SECTION

The Input/Output (I/O) section serves as an interface between the computer and external devices. The I/O hardware responds either to Control Processor stimuli (for computer-initiated data or control operations) or to device stimuli (for device-signaling attention requests), and hence becomes the active communication link between the computer and peripheral devices.

2-6. OPERATOR PANEL

This is the basic interface between you and the computer. The panel has two registers, several indicators, and many control switches (described in the *HP 21MX E-Series Computer Operating and Reference Manual*, part no. 02109-90001. The Operator Panel is controlled by base set microroutines.



INSTRUCTIONS AND DATA






Figure 2-1. HP 21MX E-Series Computer Overall Block Diagram





NOTE:

DASHED OUTLINES (_____) INDICATE EQUIPMENT NOT SUPPLIED WITH THE STANDARD COMPUTER.

2-7. MEMORY PROTECT

Memory Protect may interrupt, retain, and report the logical 15-bit address of any instruction that attempts to enter or alter main memory below a programmable fence, execute certain I/O instructions, or execute certain instructions flagged by the Dynamic Mapping System. This accessory will also capture the location of any memory location that may have a parity error. Several circumstances that affect microprogramming in relation to Memory Protect are discussed in part II of this manual.

2-8. DYNAMIC MAPPING SYSTEM

The Memory Expansion Module (MEM) shown in figure 2-1 is part of the HP 13305A Dynamic Mapping System. If installed, the MEM resides (logically) in front of the memory controller and expands the amount of addressable main memory beyond 32K words. The system "windows" a large physical memory down to a logical address space of 32K words. The technique of relating a large physical memory to a logical 32K memory is called "mapping". Since the "maps" involved may be dynamically reloaded, accessibility to the entire physical memory is accomplished. Microprogramming techniques related to the Dynamic Mapping System are discussed in part II of this manual. Note that when the MEM is absent, the M-bus lines are connected directly to main memory.

2-9. DUAL CHANNEL PORT CONTROLLER

The DCPC provides two data paths, software assignable, between main memory and a peripheral device (or devices). High-speed transfers are accomplished in blocks of up to 32K words on an I/O cycle-stealing basis programmatically transparent to the CPU. DCPC microprogramming considerations are also covered in part II of this manual.

2-10. A CLOSER LOOK AT THE FUNCTIONS

In the following paragraphs the computer will be discussed at the level you'll be using to microprogram. Table 2-1 provides you with more detail on functions that can be controlled by microinstructions (and other selected functions) and briefly describes the bus system. You should refer to the detailed block diagram in appendix H when reviewing the table. Once you understand the computer architecture and the effect of micro-orders, you will need only the detailed block diagram and micro-order charts to write microprograms.

Table 2-1. Computer Functions

FUNCTION	DESCRIPTION
	CONTROL PROCESSOR
Instruction Register (IR)	The Instruction Register (IR) is a 16-bit register that usually contains the Assembly (machine) language instructions for execution. (The lower 8 bits of the IR form the counter.)
Control Memory (CM)	Control Memory (CM) receives a 14-bit address from the Control Memory Address Register (CMAR) and offers the corresponding 24-bit microinstruction word to the Microinstruction Register (MIR).
Jump Tables	This ROM is used to map to a CM address from bits contained in the IR.
Microjump Logic (MJL)	The Microjump Logic (MJL) anticipates if and how the Control Memory Address Register (CMAR) will be loaded for a branch.
Control Memory Address Register (CMAR)	The Control Memory Address Register (CMAR) is a 14-bit register that addresses CM. Addressing will progress sequentially (the CMAR is incremented at the beginning of every microcycle) unless a branch or repeat is to occur.
Save Stack	This is a three-level microsubroutine save register. The 14-bit CMAR address is "pushed" onto the stack at the beginning of every microsubroutine branch (JSB). It is "popped" (with the contents loaded into the CMAR) when a microsubroutine return (RTN) is executed.
	NOTE
	"Pushing" the Save Stack means placing the return address (the address currently in the CMAR) into the Save Stack. "Popping" the stack means placing the return address into the CMAR and removing it from the Save Stack.
Microinstruction Register (MIR)	The Microinstruction Register (MIR) contains the "current" microinstruction (received from CM).
Field Decoders	Timing and control lines are merged with the field decoders to direct the rest of the computer to execute the microinstruction in the MIR.
	ARITHMETIC/LOGIC SECTION
Arithmetic/Logic Unit (ALU)	The Arithmetic/Logic Unit (ALU) implements all arithmetic and logical operations in the CPU under direction of the Control Processor.
L-Register	The L-register provides the second operand for the ALU.
Rotate/Shifter (R/S)	This function performs left and right shifts and rotates.
Overflow and Extend Registers	These are one-bit registers that participate in ALU and shift/rotate operations.
Conditional Flags	Testable conditional flags associated with the ALU and R/S functions include: ALU Bit 0 Set ALU Bit 15 Set ALU Carry Out ALU Ones ALU Zero CPU Flag

Table 2-1. Computer Functions (Continued)

FUNCTION	DESCRIPTION
	ARITHMETIC/LOGIC SECTION (Continued)
Aand B-Registers	These are the main 16-bit accumulators used for arithmetic, logic, and I/O operations.
RAM Registers	This block of sixteen 16-bit registers is a Random Access Memory (RAM) used for data manipulation and temporary storage of intermediate results. The RAM includes Scratch Registers (S1 through S11), a Stack Pointer register (SP), Index registers (X and Y), the Program Counter (P), and S-register (S).
Loaders	The CPU includes a standard paper tape loader ROM and a standard disc loader ROM. Also included is space for two optional loader ROM's. Each loader can contain up to sixty-four 16-bit instructions. The Remote Program Load (RPL) configuration switches are associated with the loader ROM's.
M-Register	The 15-bit M-register holds the logical address of any computer main memory reference. This 15-bit register is loaded from the S-bus and drives the M-bus. The A-Addressable Flip-Flop (AAF) and B-Addressable Flip Flop (BAF) functions are also controlled by the M-register.
A-Addressable Flip-Flop (AAF) and B-Addressable Flip-Flop (BAF)	These flags determine whether the A-, or B-, or T-register will be used for storing data or directing data to the S-bus. They exist because the A- and B-registers can be addressed as main memory locations 0 and 1, respectively. AAF or BAF is set or cleared depending upon the M-bus data.
	MAIN MEMORY SECTION
Memory Address Register	This register receives the "physical" main memory address from the M-bus for a read or write operation. An address must be present here before the read or write begins. Data is transferred from/to this address on the selected memory module board from/to the T-register.
T-Register	The T-register is the 16-bit data link between the Main Memory section and the CPU or DCPC. Data comes from or goes to the address specified in the Memory Address Register.
	INPUT/OUTPUT (I/O) SECTION
I/O Control and Select Logic	I/O timing and signal generation take place from this function. The interface control signals are generated as a result of the Control Processor executing I/O instructions.
Interrupt Control	Interrupts from devices requesting input or output transfers with the CPU are sequenced for processing by priority logic in this function.
Central Interrupt Register (CIR)	This 6-bit register is loaded with the select code (address) of the interrupting device after an interrupt request is recognized. The CIR passes this address to the S-bus under microprogram control.

Table 2-1. Computer Functions (Continued)

FUNCTION	DESCRIPTION
OPERATOR PANEL	
Display Register (DSPL)	The Display Register is the 16-bit Operator Panel register associated with the panel switches.
Display Indicator (DSPI)	This Operator Panel register indicates which register is being displayed by the DSPL register.
BUS SYSTEM	
S-bus	This is the main 16-bit data transfer bus in the computer. (See the block diagram and note the functions that have two-way and one-way transfer capability.)
T-bus	This is the 16-bit resultant data bus in the Arithmetic/Logic section.
M-bus	This is a 15-bit memory address bus used by both the CPU and the DCPC.
I/O bus	This is a 16-bit bus for data transfers, or for control and status exchanges to and from external devices.
Select Code (SC) bus	This 6-bit bus carries the select code of a device being referenced by the I/O section or DCPC.
Interrupt Address (I/A) bus	This 6-bit bus carries the address (select code) of any I/O device requesting CPU service.

Figure 2-2 is a simplified block diagram of the Control Processor. In a "conventional" computer control section, specific hardware is dedicated to each function performed by the instruction set. The major advantage of the "conventional" control section is speed for the instruction set. The major disadvantage is the loss of flexibility for special applications or for enhancements. In the microprogrammed computer, all distinct logical functions are separated from the sequence in which those functions are performed. That is, the logical functions are defined by microinstructions (composed of micro-orders) held in control memory. Because functions can be individually defined by microinstructions, the microprogrammed computer is much more flexible than the "conventional" type computer. At one time this caused the microprogrammed computer to be slower in executing some portions of the instruction set. However, the HP 21MX E-Series Computer Control Processor executes microinstructions at a rate that is fast enough to keep main memory busy practically all the time so, the speed penalty for using the microprogrammed architecture is essentially not a factor, especially in the base set. Also, since the Control Processor in the HP 21MX E-Series Computer is completely microprogrammable, user programs can be made to execute much faster with the application of user microprogramming. These combined factors provide this computer with the final advantage over any conventional control section (hardwired component) type of computer.




Figure 2-2. Simplified Control Processor Block Diagram

2-11. SOME DEFINITIONS AND TIMING POINTS

Now to clarify some definitions about control and timing, and then discuss a little more about the computer's interrelated functions and operation.

- The Control Processor executes "microcoded" "microinstructions" during "microcycles".
- One microcycle (also called a "T" period) is the time interval required to completely execute a microinstruction.
- A microinstruction is a 24-bit coded word (code definition is called the microcode) that defines specific hardware operations to be performed by the computer.
- Each microinstruction is composed of at least one, and up to five micro-orders. Each micro-order defines a specific operation to be performed in the computer. Some micro-orders accomplish multiple operations by themselves.
- Microinstructions physically reside in control memory and are the basic building blocks of microprograms.
- Segments of microprograms may be called microroutines.
- A portion of microcode called from a microroutine will be referred to as a microsubroutine.

Part II of this manual provides specific information on timing that you will need for microprogramming.

2-12. HOW DO ALL THESE FUNCTIONS INTERRELATE?

All the functions described in the preceding paragraphs are interrelated in an operational sense through the microprogrammed operation of the computer. Here are a few points to remember:

- The computer is always under microprogram control and executing microinstructions at all times when power is applied, (except when temporarily suspended by DCPC or main memory contentions).
- A microroutine in the base set reads ("fetches") Assembly language instructions stored in main memory. The instructions are loaded into the IR and data is directed to the appropriate destinations by the microprogram invoked.
- Each Assembly language instruction from main memory is interpreted as a "pointer" (address) to a
 microroutine, resident in control memory, that implements the instruction by executing a
 sequence of microinstructions.

A few other points should be considered before examining what control memory can accomplish:

- The Control Processor decodes each microinstruction into fields, then executes the indicated micro-orders in the proper sequence.
- Each micro-order performs a distinct operation and the micro-orders are not necessarily related to each other in each microinstruction.

Keep the above points in mind as you read through the following steps of how "generally" the Control Processor might operate in a microroutine:

- The "standard" microinstruction (in the MIR) typically calls for the contents of a register to be enabled onto the S-bus. Then certain ALU and/or rotate/shift operations take place during the microcycle and, at the end of the microcycle, a specified destination register is "clocked" to receive the prevailing data from its input lines.
- While a microinstruction presently in the MIR is being executed, the CMAR is incremented to
 present the next sequential address to CM or the MJL determines another address to load the
 CMAR.
- If a microbranch to a microsubroutine is executed, the incremented address is loaded into the Save Stack and the branch address is loaded into the CMAR.
- Several branch-on tests exist (e.g., conditions of carry, the sign, a zero result, presence of a particular bit or Operator Panel setting, etc.) that provide branches to microroutines designed to react to the condition.
- When a microprogram completes, it usually returns to control memory location 0 (addresses in octal are five digits, i.e., 00000) to complete fetching (obtaining) the next Assembly language instruction to be executed from main memory.

You should not be concerned if the details of Control Processor and microprogram operation are not clear at present. You will gain more knowledge and understanding of the computer operation as you learn the microprogramming language by progressing through the manual and writing microprograms. Some further points:

- If the microprogram execution time exceeds the interval between pending interrupts allowed by your particular system application, the interrupts can be lost. Your microprogram must be written to test for pending interrupts.
- When a pending interrupt is detected, the microprogram must yield control to the Halt-Or-Interrupt (HORI) microroutine (CM location 6 in the base set).

Microprogrammed interrupt handling techniques will be fully described in section 7. Now, what about control memory content?

2-13. CONTROL MEMORY

Roughly, you can look at control memory as being devoted to serving three areas:

- The standard base set.
- HP microprogrammed accessories.
- The user's microprogramming area.

All 16,384 addressable (24-bit) words of control memory are logically partitioned into sixty-four 256-word modules numbered 0 through 63. Figure 2-3 shows the control memory map (represented in basic 1K separations) and identifies the "modules" mentioned above. Notice that modules 0 through 3 are dedicated to the standard base set shipped with every computer. The other 60 modules are

		ADI	DRESS		
CONTROL MEMORY MODULE ALLOCATION	+	DECIMAL	OCTAL	SOFTWARE ENTRY POINT	-
HP BASE SET	0 1 2 3	0-002551 00256-00511 00512-00767 00768-01023	00000-00377 00400-00777 01000-01377 01400-01777	YES YES YES	-1K
	4 5 6 7	01024-01279 01280-01535 01536-01761 01762-02047	02000-02377 02400-02777 03000-03377 03400-03777	YES NO NO NO NO	– 2K
	8 9 10 11	02048-02303 02304-02559 02560-02815 02816-03071	04000-04377 04400-04777 05000-05377 05400-05777	NO NO NO NO	_ - 3к
AVAILABLE	13 14	03072-03327 03328-03583 03584-03849 03850-04095	06000-06377 06400-06777 07000-07377 07400-07777	NO NO NO NO	– – 4K
AVAILABLE FOR USER MICROPROGRAMMING	17 18 19	04096-04351 04352-04607 04608-04863 04864-05119	10000-10377 10400-10777 11000-11377 11400-11777	NO NO NO NO	- - 5K
	21 22 23	05120-05375 05376-05631 05632-05887 05888-06143	12000-12377 12400-12777 13000-13377 13400-13777	NO NO NO NO	- - 6K
	25 C	06144-06399 06400-06655 06656-06911 06912-07167	14000-14377 14400-14777 15000-15377 15400-15777	NO NO NO NO	- - 7K
HP DYNAMIC MAPPING SYSTEM	29 30	07168-07423 07424-07679 07680-07935 07936-08191	16000-16377 16400-16777 17000-17377 17400-17777	NO NO NO	- - 8K
HP FAST FORTRAN PROCESSOR	33 34	08192-08447 08448-08703 08704-08959 08960-09215	20000-20377 20400-20777 21000-21377 21400-21777	YES NO YES YES	- - 9K
	37 38	09216-09571 09572-09727 09728-09983 09984-10239	22000-22377 22400-22777 23000-23377 23400-23777	YES YES YES YES	- - 10K
HP RESERVED	41 42	10240-10495 10496-10751 10752-10917 10918-11263	24000-24377 24400-24777 25000-25377 25400-25777	YES NO NO NO	- - 11K
	45 46	11264-11519 11520-11775 11776-12031 12032-12287	26000-26377 26400-26777 27000-27377 27400-27777	YES YES YES YES	- - 12K -
	49 50	12288-12543 12544-12799 12800-13055 13056-13311	30000-30377 30400-30777 31000-31377 31400-31777	YES YES YES NO	- - 13K
RECOMMENDED FOR USER ICROPROGRAMMING	53 54	13312-13557 13558-13823 13824-14079 14080-14335	32000-32377 32400-32777 33000-33377 33400-33777	NO NO NO NO	- - 14K -
	57 58	14336-14591 14592-14847 14848-15103 15104-15359	34000-34377 34400-34777 35000-35377 35400-35777	YES YES YES YES	- - 15K -
	61 62	15360-15615 15616-15871 15872-16127 16128-16383	36000-36377 36400-36777 37000-37377 37400-37777	YES NO YES NO	- - 16K

7115-5

Figure 2-3. Control Memory Map

available for additional microprograms written by you or supplied by Hewlett-Packard. Several modules have already been allocated to established Hewlett-Packard firmware packages which include:

- Dynamic Mapping System instructions (module 32).
- The Fast FORTRAN Processor (FPP) package (modules 33 through 35).
- A Hewlett-Packard microprogramming area from module 36 through module 45.

The rest of control memory is for user microprogramming and modules 46 through 63 are recommended. Section 6 of this manual describes how you can enter CM (through the software entry points shown in the map) by using Assembly language User Instruction Group (UIG) instructions.

NOTE

With the exception of modules 0 through 3 (base set instructions), there is no restriction on which modules you may use (see figure 2-3) to implement your microprograms. However, Hewlett-Packard may also use other modules (in addition to those already reserved) for future firmware accessories.

2-14. LET'S TALK ABOUT THE BASE SET

The complete base set listing, including the Jump Tables, is shown in appendix G. There isn't a great amount of detail about the base set here because:

- You're probably not yet familiar with all the micro-orders and word types.
- The overall microprogram sequence of operation actually depends upon the sequence of Assembly language instructions fetched from main memory.
- It's assumed that you're primarily interested in doing your own microprogramming.

You will, however, be referring occasionally to the base set for examples of microprogramming techniques that you may want to use in your own microprograms. (You'll also find plenty of applications type examples in parts II through IV.) Also, you will want to have a basic understanding of how certain microroutines of the base set can act as utility microroutines for your microprograms.

The base set microprogram provides the capability to execute all the basic Assembly language instructions described in the *HP 21MX E-Series Computer Operating and Reference Manual*, part no. 02109-90001. In modules 0 and 1 of the base set are:

- Microroutines to execute instructions in the
 - Memory Reference Group.
 - Alter-Skip Group.
 - Shift-Rotate Group.
 - Input/Output Group.
 - Extended Arithmetic Group.

Functions

- Microroutines that
 - Control the Operator Panel.
 - Load the Initial Binary Loader (from the selected Loader ROM).
 - Execute the built-in firmware diagnostics.
 - Handle interrupts.
 - Fetch indirect operands.

Also in the base set, modules 2 and 3 contain:

- Microroutines for all the instructions in the Extended Instruction Group (EIG).
- Microroutines to execute all the Floating Point instructions.

The Jump Tables (shown in the block diagram, appendix H) map the data in the IR to the appropriate location in CM to initiate instruction execution.

Some "typical" operations performed by the base set microprogram include:

- A power-up sequence.
- A "short form" diagnostic check of the CPU and main memory.
- An initial binary loading sequence.
- Operator Panel sequences such as scanning the pushbuttons by making conditional tests and updating the DSPI and DSPL registers.
- Performing a read (fetch) operation to execute an instruction (e.g., Memory Reference Group, Floating Point, etc.), then fetching the data to perform an ALU operation, and finally storing in a register.
- Performing a write operation (e.g., an ISZ instruction).
- Performing I/O operations (e.g., CPU-initiated transfers, or device-initiated transfers of data with Halt-Or-Interrupt microroutine transitions).
- Reading UIG instructions from main memory that map to the "user" microprogramming area in control memory.

The timing relationships involved in operations such as the above mentioned will be discussed in sections 5 and 7. Now, a brief look at how two of these operations are carried out by the base set.

2-15. AN OPERATIONAL OVERVIEW

The base set microprogram (with computer timing) accomplishes the tasks that, in the past, were performed by "hardwired" portions of the computer control section. The following discussion provides an overview of how the HP 21MX E-Series Computer Control Processor performs several operations in parallel in the base set. The microroutines for the Assembly language XOR and ADA instructions are

used as examples in this discussion to illustrate several techniques that you should be aware of to effectively execute your own microprograms. You may find it helpful to look again at the detailed block diagram in appendix H.

2-16. FETCHING. "Fetching" (as briefly defined in paragraph 2-12) means obtaining the "next" instruction to be executed from main memory. In this computer, a "look-ahead" technique is used for this process. That is, fetching is *begun* while simultaneously completing the execution of the "current" instruction; fetching is *completed* while preparing for execution of this "next" instruction. Usually this is accomplished by starting a read operation (of the main memory address contained in the M-register) just prior to termination of the "currently" executing instruction microroutine.

For illustrative purposes, suppose that the "currently" executing microroutine is for an XOR instruction (that had been obtained from main memory location 2000). The M-register has already been incremented so that as the microroutine for XOR is completing its execution, the read that is initiated is for main memory location 2001. (Assume that with the completion of the XOR execution, an augend is left in the A-register and that at main memory location 2001 there is an Assembly language ADA instruction.)

Upon termination of this "current" Assembly language instruction's microroutine, control passes to a Fetch microroutine at the beginning of the base set which completes the read operation by storing the instruction read from main memory into the IR. In this manner of "look-ahead" reading, the overhead required for instruction fetching is minimized. Your user microprograms must be designed to terminate in a similar manner and you will see specifically how to do this from information you will read in section 7.

To continue, in the Fetch microroutine, in addition to completing the read operation by storing the main memory instruction in the IR, an operand address is always formed in the M-register and another read operation is started immediately. This is in anticipation that the instruction stored in the IR is of the Memory Reference Group. If later it is determined that the instruction is of a different type, the information arriving in the T-register will not be used.

In the example being used, an ADA instruction from main memory location 2001 has been stored in the IR and an operand address (assume the address is 300) has been formed in the M-register. So the read operation initiated at the beginning of the Fetch microroutine is obtaining the operand (the addend) for the ADA instruction from main memory location 300 but the information has not yet arrived in the T-register.

Next (still in the base set Fetch microroutine), the P- and M-registers are adjusted. During normal execution P and M are always two and one (respectively) ahead of the current instruction's address (the instruction that is executing). After the read operation is initiated (to obtain the operand), the P-register content is stored in M and P is then incremented.

In the example being used, recall that before the operand address (300) was formed in the M-register it contained address 2001 (the address of the ADA instruction) and the P-register (if the rules stated above are followed) contained 2002. Now the content of P is put on the S-bus, stored in M and incremented through the ALU and stored back in the P-register. Thus, M is now adjusted to 2002 and P is adjusted to 2003 in preparation for the read operation that will be initiated as the microroutine for the ADA instruction (from main memory location 2001) is being executed.

You can see from the above example that you are now prepared to read the next sequential instruction from main memory with the P-register one ahead of M and two ahead of the instruction being executed (preparation to execute the example ADA instruction is being made as will be explained in the next paragraph). When you study the micro-orders and word types in part II you will see that, for proper operation, the situation for P and M (just described) will also have to exist for your own microprograms.

Finally in the Fetch microroutine, the Instruction Register (IR) bits are examined to determine the instruction type. That is, the upper eight bits of the IR are examined to determine where in control memory to branch to execute the "current" instruction. This branch can be in the base set (as it is in the example being used), or within the User's area, or within the Hewlett-Packard microprogrammed accessories area. Decoding via the Jump Tables (CM mapping) forces Control Processor operation to the appropriate CM address to implement the instruction contained in the IR.

In the ADA instruction example being used, the special purpose base set micro-orders used cause the upper eight bits of the IR to be applied as an address to the Jump Tables (ROM's) which store the ADA instruction's microroutine address into the MJL. The MJL stores this address into the CMAR which reads the first microinstruction for the ADA microroutine into the MIR. Simultaneously, the special purpose base set micro-orders enable the interrupt logic and initialize the Save Stack. This is all done to facilitate branches to microsubroutines which can be made to three levels. This completes the fetch process. When the appropriate CM address has been reached, "execute" begins.

2-17. EXECUTION. Execution of the Assembly language instruction is carried out by the specific micro-orders contained in the individual microinstructions of the appropriate microroutines as they are decoded from the MIR.

Again, using the ADA instruction as an example, the first of the two microinstructions for ADA immediately begins a read operation from the main memory address (2002) in the M-register (in the "look-ahead" manner previously described) to obtain the next Assembly language instruction. But, how do you get the addend from main memory to add to the A-register? Recall that the Fetch microroutine has already begun a read operation. This read operation gets the ADA operand (addend) from main memory (via the T-register), places it on the S-bus, routes it "as is" through the ALU, and stores it in the L-register. So, for Memory Reference Group instructions, the read operation started in the Fetch microroutine will be used to obtain operands by storing the T-register data in the desired register.

The last action in the execution of the example ADA instruction occurs as the CMAR increments to the next CM location (in a branching type microinstruction, other actions can occur) and CM loads the MIR with the next microinstruction. Through action of the field decoders, the A-register content is gated onto the S-bus and routed through the ALU with an "add" function enabled. This causes the S-bus content (the augend from the A-register) to be added to the content of the L-register (the addend). The microinstruction simultaneously enables a test for an overflow or carry-out condition then stores the resultant data back in the A-register. In addition, this second microinstruction forces a return of Control Processor operation to control memory location 0 to complete another main memory fetch and prepare for another execution operation. (Remember that the read operation had been started in a similar manner for the ADA instruction. You can see that a considerable amount of work can be done with a single microinstruction.

To summarize, the main points that you should remember from the above discussion are that:

• A read operation begins in a "look-ahead" manner while the execution of the previous instruction is carried out. Once a branch to your microprogram is made (by decoding a UIG type instruction), it is possible for you to stay in the user microprogramming area until it is desired to return to the fetch microroutine. Before returning, however, you should terminate your microprogram properly.

- Some other considerations also exist for write operations and these will be discussed in section 7.
- In regard to staying in your microprogram as long as desired (as mentioned previously in this section), there is a danger of lost interrupts if you stay too long. These considerations should be taken into account when you design your microprogram.
- The base set fetch microroutine acts as a utility microroutine for the main memory instruction fetch and execute preparation. It also takes care of the P- and M-register adjustments. You should make use of this microroutine in designing your microprograms. Also, in regard to interrupts, the base set Halt-Or-Interrupt microroutine can be used as another microprogramming aid to handle interrupts in your microprograms.

Interrupt examples were not included in the operational overview just presented; interrupts are covered in part II of this manual.

2-18. MICROPROGRAMMED ACCESSORIES

In paragraph 2-13 you found that a few modules have already been reserved for Hewlett-Packard microprogrammed accessories. Remember that all accessories for the computer do *not* require additional microprograms but if they do, the microprograms will *generally* be supplied as pROM's to be mounted on the FAB or on another CM extension (e.g., 2K UCS). Some accessories requiring microprograms may be supplied in a form that will require writing the microprogram to WCS before the instructions involved can be executed. DCPC and Memory Protect do not require additional microprograms. The mapping facility for all Hewlett-Packard microprogrammed accessories is in the base set. For further information on accessories, see the appropriate manuals. Other microprogramming features such as, the Microprogrammable Processor Port (MPP) and the block I/O transfer feature of the HP 21MX E-Series Computer are described in section 13.

2-19. SUMMARY

Sections 1 and 2 of part I have provided you with the following:

- Reasons for microprogramming.
- An awareness of what to microprogram.
- An overall look at the microprogramming procedure.
- A complete look at the computer hardware controlled by microprograms.
- Introductory information on some Hewlett-Packard accessories directly and indirectly associated with microprogramming.
- An overview of control memory identifying the user's area.
- A brief look at some base set operations.

In part II you will learn the microprogramming language and methods for microprogramming up through preparation with the microassembler.



PART II Microprogramming Methods



	,		

Section 3 MICROPROGRAMMING PREPARATION STEPS

MICROPROGRAMMING PREPARATION STEPS

SECTION

3

Assuming that you have analyzed your programming environment (as suggested in section 1) and have decided to microprogram a portion of your program(s), there are certain steps necessary to prepare your RTE operating system to accept the microprogramming environment. These are not precisely the same steps to preparation as shown in figure 1-1 (Microprogramming Implementation Process), but deal with the "background" situation. That is, as you can surmise from a review of part I, a certain hardware/software situation must be made to exist in the RTE system which includes:

- Installation of some additional control memory "hardware" for storage of the additional microprograms (above those used in the base set). Normally this extra control memory must also be in addition to that which you may have for microprogrammed accessories (such as DMS).
- Installation of microprogramming support software for microprogram development. It must be realized that, as outlined in part I, it is not necessary to have "extra" software for microprogramming once your microprogram has been "installed" in control memory (CM). The "extra" software is necessary for development and, when WCS is used for the added CM, a driver and utility routine are needed for dynamic loading of CM before microprogram execution.

This section outlines the RTE environment and the necessary hardware and microprogramming support software installation steps.

3-1. ENVIRONMENT

The RTE Microprogramming Support Software package (described in paragraph 3-3) operates only in the RTE II or III system environment with a software revision date code of 1631 or later. Therefore, your RTE operating system must basically exist as defined in the Real-Time Executive III Software System Programming and Operating Manual, part no. 92060-90004 or Real-Time Executive II Software System Programming and Operating Manual, part no. 92001-93001.

Microprogramming hardware that is to be added (outlined in paragraph 3-2) must conceptually be installed before system generation. Some microprogramming support software must be installed during system generation and some may be installed just before use. (Section 8 and part III in this manual provide instructions as to when certain programs may be installed other than at system generation time.) Paragraph 3-3 describes system requirements for individual microprogramming support software items.

3-2. MICROPROGRAMMING HARDWARE

The HP 13197A Writable Control Store Kit is the acceptable hardware for microprogram development and it can, of course, be used for "normal operation" of your microprograms. It must be installed before system configuration. Two additional WCS (or UCS) boards may be installed. (The total number of control memory boards that can be installed is dependent upon the computer used.) Control memory boards in the I/O section should be installed starting at SC 10. The operational states, hardware

supplied, and installation guidelines for WCS boards are contained in the *HP 13197A Writable Control Store Reference Manual*, part no. 13197-90005. Additional information on the installation of the driver for WCS follows in paragraph 3-3.

If you are going to install pROM's, the microprograms must be developed, tapes prepared, and the pROM's fused before they can be installed. This means you will have to install WCS (as mentioned above) first, and the required microprogramming software (mentioned in paragraph 3-3) before the pROM's are ready for installation. Then, depending upon whether you select UCS or the FAB, your RTE system will have to be disassembled to a certain extent to install the pROM's.

If you select the HP 13304A Firmware Accessory Board for pROM installation, you will not have to use an I/O slot and reconfigure the RTE system, but you will have to remove the FAB board, install the pROM's, configure jumpers, and reinstall the FAB in the computer under the CPU.

NOTE

With an RTE III system, the HP 13305A Dynamic Mapping System (DMS) will probably be installed, and control memory module 32 (dynamic mapping instructions) is installed on the FAB. You will therefore already have the FAB and its cable. You may or may not have the FAB with an RTE II system.

To install pROM's and configure CM address jumpers on the FAB or UCS board, refer to the following documents.

- HP 21MX E-Series Computer Installation and Service Manual, part no. 02109-90002.
- HP 13304A Firmware Accessory Board Installation and Service Manual, part no. 13304-90001.

If you select the HP 13047A User Control Store Kit for your microprogram installation, the pROM's must be prepared then installed on the board following the instructions in the *HP 13047A User Control Store Kit Installation and Service Manual*, part no. 13047-90001. You must then devote I/O slot (SC 10) in the backplane to UCS and reconfigure the RTE operating system as necessary following instructions in the RTE System Operating Manual. (Refer to paragraph 3-1.)

3-3. MICROPROGRAMMING SUPPORT SOFTWARE

In order to develop and run microprograms in a dynamic manner in the RTE operating system environment you will need some, and possibly all, of the HP 92061 RTE Microprogramming Support Software Package. The total package is outlined below.

- RTE Microassembler Program
- RTE Microassembler Cross-Reference Generator Program
- RTE Microdebug Editor Program
- RTE Microdebug Editor Subroutine
- RTE Driver DVR36
- WCS I/O Utility Routine WLOAD
- pROM Tape Generator program.

These programs, the driver, and utility routines are described below the applicable part numbers, installation guides, and appropriate references. Note that to receive the microprogramming support software on a magnetic tape cartridge you should specify option 020 for the HP 92061 package.

3-4. THE RTE MICROASSEMBLER

This program converts a source microprogram into binary object code which may be directed to an output device and/or recorded on a disc file. The source may be input from an input device or the system LS area. The object code may be produced in either a standard format recognized by the Microdebug Editor program and the WLOAD routine or a special format for the HP ROM Simulator. The microassembler can also generate a symbol table and listing of source records with the respective octal code. The RTE system name for the program is MICRO. The program object part number of MICRO is 92061-16001. In the RTE system, the microassembler can run with or without the File Manager (FMGR) and requires about 8K words of background. Actually, to use the microassembler purely for microassembling, no additional microprogramming hardware (i.e., WCS) is needed. All information on preparation with the microassembler and on microassembler output is contained in sections 8 and 9 of this manual.

3-5. MICROASSEMBLER CROSS-REFERENCE GENERATOR

The cross-reference generator is used (usually with the microassembler) to generate a cross-reference table of symbols-to-CM addresses. The program can be run using a microassembler parameter list option or separately using its RTE system name MXREF. The program object part number is 92061-16002. More detail on the RTE Microassembler Cross-Reference Generator is contained in section 9 of this manual.

3-6. RTE MICRODEBUG EDITOR

This program allows you to debug and execute microprogram object code. The object code may be input from a paper tape reader or a disc file, or it may be resident in WCS. The Microdebug Editor (MDE) allows you to delete or replace microinstructions, set breakpoints, change registers, and so on. Information on the use of the Microdebug Editor is contained in section 10 of this manual. In the RTE system, the MDE requires about 8K words of background. When the MDE is user scheduled it is

identified by the program name MDEP. When it is called as a utility in the RTE system environment it is identified by the program name MDES. The program object (part number) of the MDE is supplied in two parts: Microdebug Editor Program MDEP, part no. 92061-16004, and subroutine MDES, part no. 92061-16005. The HP 13197A WCS board is used with the MDE, which uses driver DVR36 and WCS I/O Utility subroutine WLOAD for operation.

3-7. DRIVER DVR36

Driver DVR36 must be configured into the RTE system during system generation to provide software linking between the MDE, WLOAD, or Assembly (or FORTRAN) language programs and WCS.

NOTE

The other microprogramming support software can be included either during system generation or loaded into the system when required.

DVR36 drives the HP 13197A WCS board(s) for reads and writes (from and to main memory) and allows control of WCS board functions. The driver implements some resource protection mechanisms which include ensuring that no two WCS boards are enabled with the same CM address spaces. The driver utilizes DCPC, if so configured, and transfers data at the fastest rate permitted by the DCPC. Non-DCPC transfers will take longer; the driver periodically suspends itself to ensure that interrupts are not held off for too long.

The object part number of the driver is 13197-16001. When configured in the RTE system, the select code (SC) number of the first WCS should be SC 10 because of hardware constraints. (More details on DVR36 appear in section 11 of this manual and the driver manual is referenced in table 3-2.) In the system, the driver can be called directly with an EXEC call, or through the WLOAD routine. Introductory information on WLOAD follows.

3-8. WLOAD

The WCS I/O Utility Routine WLOAD (object part no. 13197-16003) uses DVR36 and transfers microprogram object code into WCS when called by the MDE or by the Assembly (or FORTRAN) language program. Section 11 in this manual and table 3-2 contain more information on WLOAD.

3-9. prom tape generator

The pROM Tape Generator program (object part no. 92061-16003) may be used to generate mask tapes for fusing ("burning") pROM's from the object code produced by the microassembler. For additional information on the pROM Tape Generator, refer to section 12 in this manual.

3-10. PREPARATORY STEPS

Condensed information on your preparatory steps for microprogramming appear in table 3-1 with references to the sections of this manual (or to applicable documents) for details. The letters in the reference column are keyed to entries in table 3-2. Numerals refer to sections in this manual. WCS boards to be used for microprogramming must be initialized before use. Section 14 provides examples of the procedure that you may use.

Table 3-1. Preparatory Steps

STEP	TASKS	REFERENCE (Table 3-2 or manual sections)
1	Establish your microprogramming goal. (Develop your own microprogram directly or try one of the supplied examples first. For example, run a short microprogram from start to finish by referring to section 14.	1, 14
2	Become familiar with the computer and steps to microprogramming (hardware, timing, and CM mapping).	2, 3, 5, 6
3	Establish desired CM module and mapping scheme.	6, 8
4	Plan, develop, and write first-pass microprogram (or if desired simple sample microprogram).	U, 4, 7, 8, 14
5	Plan, develop, and write main memory linking program (Assembly language).	C, L, U, V, 6, 7, 14
6	Place RTE system off-line and power down if not already in this state.	С
7	Install the desired number of HP 13197A WCS board in the computer starting at SC 10.	A, B, C
8	Generate and configure the RTE system including at <i>least</i> DVR36. (It is probably desireable to also include at least WLOAD during system generation).	C, D, E, F
9	Load the necessary (desired) microprogramming support software (from the following list) into the RTE system.	С
	WLOAD (if not already loaded)	F
	— Microassembler	G
	— Cross-Reference Generator	Н
	— Microdebug Editor (MDEP)— Microdebug Editor (MDES)	J
10	Microassemble your source.	9
11	If necessary, correct errors either at the source and microassemble again or debug your microprogram using MDE and WCS.	9, 10, 11
	CAUTION	
	It is possible to execute your microprogram from the MDE. Ensure that the RTE system you are using for microprogram- ming development does not have critical programs or produc- tion type programs running concurrently.	
12	Load main memory program that links to microprogram.	С

Table 3-1. Preparatory Steps (Continued)

STEP	TASKS	REFERENCE (Table 3-2 or manual sections)
13	Execute microprogram from main memory program (or MDE).	C, 10, 11
	Before executing development microprograms, ensure that your RTE system is not involved in running production programs.	
14	If necessary, correct any logical errors discovered during microprogram execution. Fix source (by microassembling again) or use MDE.	9, 10, 11
15	If you are preparing to fuse pROM's you must do so from a corrected microassembled object program (can not be done from an MDE corrected version). Correct source, microassemble and execute microprogram again. Go to step 16.	8, 9
	— OR — If you are going to use dynamic microprogramming and your microprogram executes properly it can be used through WCS. Development complete at this point unless this was an example program. To develop your actual microprogram, go to step 1. If you have special applications (not fusing pROM's) go to step 20, 21, or 22 as appropriate.	10
16	To prepare mask tapes for pROM generation, load the pROM Tape Generator program.	C, K, 12
17	Prepare mask tapes and have pROM's prepared.	12
18	Select appropriate accessory for pROM's and mount them.	M or N
19	Place RTE system off-line, power down, install pROM facilities, then start up and/or reconfigure the system (as appropriate).	B, C, M, or N
20	If you are going to use the special microprogramming facilities (MPP or block I/O), begin your microprogram development at step 1 with reference to the appropriate material listed to the right.	B, P, 2, 4, 7, 13
21	If you are going to be microprogramming for system use, start at step 1 with special reference to the appropriate material listed to the right.	B, P, Q, 2, 4, 7, appendix C
22	If you are going to be microprogramming using HP accessories such as DCPC, Memory Protect, or DMS, start at step 1 with reference to the appropriate material listed to the right.	R, S, T, 4, 7

Table 3-2. Manual/Software Reference

REFERENCE (from table 3-1)	MANUAL/SOFTWARE
А	HP 13197A Writable Control Store Reference Manual, part no. 13197-90005.
В	HP 21MX E-Series Computer Installation and Service Manual, part no. 02109-90002.
С	Real-Time Executive III Software System Programming and Operating Manual, part no. 92060-90004, or Real-Time Executive II Software System Programming and Operating, part no. 92001-93001.
D	RTE Driver DVR36 for HP 12978A/13197A Writable Control Store Board Programming and Reference Manual, part no. 13197-90001.
E	Driver DVR36, object part no. 13197-16001.
F	WCS I/O Utility Routine, object part no. 13197-16003.
G	RTE Microassembler, object part no. 92061-16001.
н	RTE Microassembler Cross-Reference Generator, object part no. 92061-16002
1	RTE Microdebug Editor (stand-alone program, MDEP), object part no. 92061-16004.
J	RTE Microdebug Editor (callable subroutine MDES), object part no. 92061-16005.
К	RTE pROM Tape Generator, object part no. 92061-16003.
L	HP 21MX E-Series Computer Operating and Reference Manual, part no. 02109-90001.
М	HP 13304A Firmware Accessory Board Installation and Service Manual, part no. 13304-90001.
N	HP 13047A User Control Store Kit Installation and Service Manual, part no. 13047-90001.
Р	HP 21MX/21MX E-Series Computer I/O Interfacing Guide, part no. 02109-90006.
Q	HP 21MX E-Series Computer Engineering Supplement Package, part no. 02109-90007.
R	HP 12897B Dual-Channel Port Controller Installation Manual, part no. 12897-90005.
S	HP 12892B Memory Protect Installation Manual, part no. 12897-90005.
Т	HP 13305A Dynamic Mapping System Installation Manual, part no. 13305-90001.
U	HP RTE III: A Guide for New Users, part no. 92060-90012.
V	HP RTE Assembler Reference Manual, part no. 92060-90005.

Section 4 MICROINSTRUCTION FORMATS

·		

4

Before going further into microprogramming, you must learn the "language" in order for discussions on microaddressing, timing, etc., to be meaningful. In this section you will find:

- The microinstruction word types.
- The 24-bit microinstruction field divisions for each word type.
- The microassembler formats.
- The definitions and uses for all micro-orders.
- The binary format for each micro-order.

Additional information that you will need to use the microassembler is presented in sections 8 and 9.

4-1. MICROINSTRUCTION BINARY STRUCTURES

Figure 4-1 shows basically how the four microinstruction word types are related. This is an overall comparison that may help while studying figure 4-2.




Figure 4-1. Word Type/Binary Format Summary

Figure 4-2 shows the binary format of all the micro-orders in their assigned fields. Specific microinstructions are constructed from the available micro-orders for the particular word type. For example,

READ	NOR	P	S1	L1
(1001	11110	11110	10000	10010)

is a word type I microinstruction as it would appear in the microinstruction register (MIR).

Note that for word type I in figure 4-2, the S-bus and Store field micro-order mnemonics are nearly the same. Where there are differences between the two fields, spaces are intentionally included to keep the similar micro-order mnemonics lined up to simplify the use of the chart.

All micro-order definitions are given in table 4-1. The table can be used in conjunction with figure 4-2, the binary format, or with figure 4-4, the microassembler format. You'll be using the microassembler format most, but the bits have to be looked at if you want to find the address of a branch (jump) using a microassembler listing, want to check the value of a constant, or look at the bit pattern of a microinstruction to calculate the micro-orders. Appendix C contains a listing of binary fields-to-micro-orders that will aid you in these tasks.

BITS	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	١
FIELDS	0		ATI OP)				ALU S-BUS STORE SI						SPI	PECIAL										
WORD TYPE I	EN EN LV MI NV NI RI	V NVE SS VF PY OP RM EAD TN	00 00 01 10 00 01 10 00 01 11 10	10 01 10 11 11 10 11 00 00	A CP	DND MPS BEC DAOR LL PP BEC DAOR LL PP BEC DAOR LL PP BEC P		110111111111111111111111111111111111111	1		AB IR NTR SESPI DR IEU PPB IOP P1 2 3 4 5 6 7 8 9 10 1 AB	000000000000000000000000000000000000000	000 001 100 110 111 101 101 101 101 101	00 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	C C C C C C C C C C C C C C C C C C C	NM		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00 01 11 11 00 01 01 00 01 11 00 01 11 00 01 11 00 01 11 00 01 11 00 01 11 00 01 11 00 01 11 00 01 01	C C C C C C C C C C C C C C C C C C C	ESP PCK PP1 PP2 OP RST J30 PT TN	00 00 11 11 11 11 11 11 11 11 11 00 00 0	10 11 10 10 10 10 10 10 10 10 10 10 10 1	1 0 1 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0
FIELDS	OF		ATIC	ON	MO FIE	1	1		NY 8-E	віт с		ΓΑΝΤ			(S	S SAME	TOR AS		/E)	(\$	SPE AME	E CIA		/E
WORD TYPE II	IM	М	11	10	HIG LOV	11 LO 10 H 01			IE S-B			FIED	вү											

7115-7

Figure 4-2. Micro-Order Binary Formats (Sheet 1 of 2)


BITS	23	22	21	20	19	18	17	16	15	14	1	3	12	11	10	9	8	7	6	5	4	3	2	1	0
FIELDS	E	BRA	NCH		AL	CON	DIT	ION		B R	ADDRESS						SPECIAL								
WORD TYPE III	JMP JSB RTM		1110	0	E FLU IRE	.154 TTRT G SPECCTR DEST PROBRES L NEW YORK ON THE STANKE	0 0 0 0 0 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1	0 0 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1	1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 0 0	ANCH SENSE RJS 1		(ANY ADDRESS IN CURRENT 512 WORD BLOCK. IF THE MICROINSTRUCTION IS LOCATED IN THE LAST LOCATION OF A 512 ₁₀ WORD BLOCK THE TARGET ADDRESS IS DEFINED AS THE NEXT 512 ₁₀ WORD BLOCK. SEE TABLE 4-1.)						CNI	CNDX 00010						
FIELDS	В	RA	NCH							L		AD	DR	ESS								MO SF	DIF	ER/	
WORD TYPE IV	JSB		110 110		ZERO O						< w		D CC	NTF	I THE						IOF IOO J74 NO RJ3 RP STF	9 P BO T	0 0 0 0 0	1 1 1 0 1 1 0 0 1 0 1 0 0 1 1 0 1 0 1 1 1	0 1 1 1 0 1

7115-8

Figure 4-2. Micro-Order Binary Formats (Sheet 2 of 2)

4-2. MICROASSEMBLER FORMATS

Figure 4-3 is similar to figure 4-1, but is arranged by the microassembler format. (The base set listing, appendix G, is an example of the microassembler format.) You will be encoding your microprograms for the RTE Microassembler this way. Note that the microassembler accepts a 72 column format.



7115-9

Figure 4-3. RTE Microassembler Word Format Summary

Figure 4-4 shows all micro-orders in their respective fields. When you have a good idea what each micro-order does, you can use this figure and the block diagram (appendix H) to microprogram expeditiously. Some microinstructions have requirements for the field entries, but the primary considerations in determining their effect are generally:

- Word type
- S-bus action
- Specials and OP codes
- Store field action
- Branch conditions, if word type III or IV

4-3. WORD TYPE I

Word type I is used to execute data transfers and operations between main memory, the I/O section, Operator Panel, Microprogrammable Processor Port (MPP), and the computer registers. The S-bus field specifies a register to be enabled onto the S-bus, the ALU field specifies an operation to be performed between this data and the L-register, and the Store field specifies what register will receive data at the end of the microcycle. The Special and Operation (OP) fields specify additional operations (e.g., the Special field can command the Rotate/Shift logic). ALU and condition flags are set or cleared after each word type I or II execution (if used) and remain in this state until changed by another microinstruction. Also for word type I and II, the Special field may contain any one of the special micro-orders except CNDX and J74. Summarizing word type I, you can handle:

- Arithmetic and logic functions
- Shifts and rotates
- Register manipulations
- Reading from and writing into memory
- Input and output operations
- Interrupts
- Subroutine returns
- Loaders
- Memory Protect
- Dynamic Mapping System operations
- Microprogrammable Processor Port functions

4-4. WORD TYPE II

Word type II is used for constant generation and storage. The data in the Operand (or Constant) field is enabled to the S-bus as either the upper byte (bits 15 through 8) or lower byte (bits 7 through 0) while the alternate byte becomes all logical ones. The IMM micro-order must appear in the OP field. The four micro-orders that can appear in the Modifier field control formation of the constant. As shown in figure 4-2, bit 18 controls which byte is selected for the constant. (Logical 1 means upper byte.) The ALU can either pass or complement the entire 16-bit word. Bit 19 (figure 4-2) controls the ALU action. (Logical 1 complements the word.) The Store and Special field entries are identical to those for word type I.

4-5. WORD TYPE III

Word type III is used for conditional microbranches. A microbranch is executed only if the state in the Condition field is met. You must *always* have CNDX coded in the Special field for this word type. If CNDX is not in the Special field, it becomes a word type IV (an unconditional microbranch). The Branch Sense field may be set (bit 14 a logical 1) by encoding RJS in the field and this will switch the sense of the condition for the microbranch. (See figure 4-2.) The target address that gets put in the Control Memory Address Register (CMAR) is always within the current 512₁₀ microword addressing space (except for conditional branches executed in the last location of the current 512₁₀ microword block, which will cause a branch into the next higher 512₁₀ block (target address + 512).) The return

			
4	5	6	7
20	25	30	40 72
ALU	<u>STORE</u>	S-BUS	
ADD NSOL OP11 AND ONE OP13 CMPL OP1 PASL CMPS OP2 PASS	A MPPA S5 B MPPB S6 CAB NOP S7 CNTR P S8	A MEU S5 B MPPA S6 CAB MPPB S7 CIR NOP S8	Computers Museum
DBLS OP3 SANL DEC OP4 SONL INC OP5 SUB IOR OP6 XNOR	DSPI PNM S9 DSPL S S10 100 SP S11 1RCM S1 TAB	CNTR P S9 DES S S10 DSPI SP S11 DSPL S1 TAB	
NAND OP7 XOR NOR OP8 ZERO NSAL OP10	L S2 X M S3 Y MEU S4	IOI S2 X LDR S3 Y M S4	
440015150			
MODIFIER CMHI HIGH CMLO LOW	STORE (SAME AS ABOVE)	OPERAND (DECIMAL OR OCTAL CONSTANT)	c o
CONDITION	BRANCH SENSE	ADDRESS	— — M M E — -
ALZ LO NRT AL0 L15 NSFP AL15 MPP NSNG CNT4 MRG NSTB CNT8 NDEC NSTR COUT NINC ONES E NINT OVFL FLAG NLDR RUN HOI NLT RUNE IR8 NMDE SKPF IR11 NMLS	RJS (OR NO ENTRY)	(ANY IN CURRENT 512 WORD BLOCK. IF RTN IS ENTERED IN OP FIELD, THIS FIELD MUST BE BLANK). *IF THE MICRO-INSTRUCTION IS LOCATED IN THE LAST LOCATION OF A 512 ₁₀ WORD BLOCK THE TARGET ADDRESS IS DEFINED AS THE NEXT 512 ₁₀ WORD BLOCK (SEE TABLE 4-1).	N T S
		ADDRESS (ANY ADDRESS IN CONTROL MEMORY) *	

Figure 4-4. Microassembler Format Micro-Orders

FIELD NUMBER	1	2		3			
BEGINNING COLUMN NUMBER	1	10		15			
FIELDS		OPERATION		SPECIAL			
WORD TYPE I		ARS CR\$ DIV ENV ENVE LGS LWF MPY	NOP NRM READ RTN WRTE	ASG CLFL COV DCNT FTCH IAK ICNT INCI IOFF IOG ION	JTAB L1 L4 MESP MPCK MPP1 MPP2 NOP PRST RJ30 RPT	RTN R1 SHLT SOV SRG1 SRG2 SRUN STFL	
FIELDS		OPERATION					
WORD TYPE II	L A B — —	IMM			(SAME AS ABOVE)		
FIELDS	—	BRA	SPECIAL				
WORD TYPE III	J. T.	JN JS R	CNDX (MUST BE ENTERED)				
FIELDS		BRANCH		MODIFIER/SPECIAL			
WORD TYPE IV		JN JS		IOFF IOG ION J74	1 1	NOP RJ30 RPT STFL	
,							
	≀			1		<u> </u>	

NOTES: *SEE TABLE 4-1 FOR ALLOWABLE ADDRESS ENTRIES ONLY ONE ENTRY PER FIELD

✓ MEANS NO ENTRY ALLOWED

ENTRIES LEFT JUSTIFIED TO BEGINNING COLUMN OF FIELD

address is saved for JSB's. If a RTN micro-order is encoded in the OP field, the address field *must* be empty. Table 4-1 outlines what kind of address entries can be made for the microassembler format. Summarizing word type III, you can accomplish:

- I/O Interrupt sensing
- Data and Arithmetic/Logic section condition sensing
- Operator Panel pushbutton operation sensing

4-6. WORD TYPE IV

Word type IV is used for unconditional microbranches. Unconditional microbranches are *always* executed. As in word type III, a return address is not saved when JMP is encoded in the OP field. A microbranch modifier may appear in the Modifier/Special field and only seven (IOFF, IOG, ION, J74, RJ30, RPT, and STFL) are available. Only four of the micro-orders actually modify the address. Word type IV can be identified by *no* CNDX code. Also, there will only be at most three fields. The microbranch target address can be *anywhere* in the 16K control memory address space. Address field entries are listed in table 4-1.

As mentioned in paragraph 4-1, you might want to be familiar with the microinstruction bit patterns so that you can calculate a microbranch address. When you look at a line of microassembler listing and examine, for example, the octal representation for a JMP microinstruction, you might see:

00311 320 014047 JMP WAIT

where:

00311 is the location of this microinstruction and

320 014047 is the coded content at location 00311

By converting the octal control memory content to the 24-bit word, you can determine the label WAIT address to be at 00301 as shown in figure 4-5. Note that the separation point between the three left octal digits and the six right octal digits is between bits 15 and 16. This procedure applies in a similar manner for any octal content conversion. Also see appendix B.




Figure 4-5. Jump Address Decoding

4-7. MICRO-ORDER DEFINITIONS

Definitions for each of the micro-orders (binary and microassembler format) appear in table 4-1. Note that the operation codes (OP field) do not necessarily always dictate the entries in the other fields. Also, as previously discussed, some word types share the same micro-orders. These definitions are arranged alphanumerically in the table according to the order of microassembler field occurrence for word type I through word type IV.

Explanations and examples of the use of many of these micro-orders appear in the sections that follow; in particular, section 7. You may not want to read all the micro-order definitions before you start microprogramming. If you have not been involved in microprogramming before and just want to scan the table and look ahead, refer to sections 6 and 7, and parts III and IV of this manual where you will find some microprogramming examples.

4-8. SUMMARY

Now you have references for the:

- Binary formats of the four word types.
- Binary patterns of all micro-orders.
- Microassembler formats of the four word types.
- Definitions for all micro-orders.
- Octal to binary conversion technique that you can reverse to convert micro-orders to the binary format.

Also refer to the binary arrangement summary in appendix C.

Table 4-1. Micro-Order Definitions

Table 4-1. Micro-Order Definitions										
MICRO- ORDER	DEFINITION									
WORD TYPE I OP FIELD										
ARS	Meaning: Perform a single bit arithmetic shift of the A- and B-registers combined, with the A-register forming the low-order 16 bits. The direction of the shift is specified in the Special field: L1 for left, R1 for right.									
	Required micro-order (field) entries:									
	OP SPECIAL ALU STORE S-BUS									
	ARS L1 or R1 PASS B B									
	If the Special field contains L1, a 0 is shifted into bit 0 of the A-register; bit 14 of the B-registe is lost, but the sign bit (bit 15) remains unchanged. The Overflow register bit is set if B-registe bits 14 and 15 differ before the shift operation. One left shift multiplies by two, i.e., doubles the number. ARITHMETIC LEFT SHIFT: SPECIAL = L1 B-register A-register A-register Lost									
	If the Special field contains R1, the sign (bit 15) is copied into bit 14 of the B-register and bit 0 of the A-register is lost. B-register bit 15 remains the same. ARITHMETIC RIGHT SHIFT: SPECIAL = R1 B-register A-register 15 14									

 $Table\ 4-1.\ Micro-Order\ Definitions\ (Continued)$

MICRO-		I. Micro-Order							
ORDER	DEFINITION								
****	\\	WORD TYPE I - OP FIELD (CONT.)							
CRS	Meaning: Perform a single bit circular rotate/shift on the combined A- and B-registers with the A-register forming the low order 16 bits. The direction of the rotate is specified in the Special field: L1 for left, and R1 for right. Required micro-order (field) entries:								
	<u>OP</u>	SPECIAL	ALU	STORE	S-BUS				
	CRS	L1 or R1	PASS	В	В				
i	If the Special field contains L1, bit 15 of the B-register is transferred to bit 0 of the A-register.								
	CIRCULAR LEFT SHIFT: SPECIAL = L1								
	B-register A-register 15 14 • • • • • 1 0 15 14 • • • • • 1 0								
	If the Special field contains R1, bit 0 of the A-register is transferred to bit 15 of the B-register.								
	CIRCULAR RIGHT SHIFT: SPECIAL = R1 B-register A-register 15 14								

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION						
WORD TYPE I - OP FIELD (CONT.)							
DIV	Meaning: Perform a divide step where the divisor is in the L-register and the 32-bit dividend is in the A- and B-registers (least significant bits in the A-register). This microinstruction is usually repeated (16 times for a full word divisor) by specifying the Special field micro-orde RPT in the preceding microinstruction. This performs the successive subtractions required in a divide algorithm.						
	Required micro-order	(field) entries:					
	<u>OP</u>	SPECIAL	ALU	STORE	S-BUS		
	DIV	L1	SUB	В	В		
	The divide step is ex	ecuted as follow	/s:				
	a. Subtract the L-re	gister from the I	B-register (ALU =	= B-L)			
	b. If a borrow is required to complete the subtraction, the ALU Carry Out flag is clear (0). This carry out result means that the divisor (L-register) is too large. The ALU result is no stored. The A-register and B-register are left shifted one bit and the divide step is complete.						
	c. If a borrow is not required to complete the subtraction, the ALU Carry Out flag is set (1). This means that the divisor is small enough and the result of the subtraction is left shifter one bit and stored back into the B-register. Bit 15 of the A-register shifts into bit 0 of the B-register and bit 0 of the A-register is set to 1 (the carry out result). The divide step is complete.						
	Usage: The base set Group instruction mi microprogramming. V should have a 32-bit accomplished for pro the desired number of	croroutines at la Vhen performing left shift execu per bit alignment	abel DIV. This cannot be divide steps, ted before the Rate before the division	an be used as a the numbers in the RPT and the first on. Also, the count	n example in you e A- and B-register divide step. This i er should be set fo		
	INITIAL CONTENTS:						
	B-register		A-register	٦	-register		
	Dividend 16 Most Significant bits		Dividend 16 Least lignificant bits	(4	ivisor Absolute alue)		
	(Left Shifted)						
	AFTER REPEAT 16 TIMES OF DIVIDE STEP:						
	B-register		A-register	L	-register		
	Remainder Doubled		16-Bit Quotient of (B, A) / L		isor ochanged)		

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION				
		VORD TYPE I - OF	P FIELD (CONT.)	
ENV	Meaning: Enable th				s coded in the ALU
	Usage: To detect an overflow (i.e., set the Overflow register bit), ENV or ENVE (see below) must be specified in the OP field of the microinstruction in which the condition is to be tested. The Overflow register is set if the S-bus and L-register bits 15 are the same and bit 15 output from the ALU is different. Caution is advised in the use of DEC (decrement) or INC (increment) in conjunction with ENV. The L-register is always compared with the S-bus. Section 7 provides further information on programmatically setting and clearing the Overflow register.				
ENVE	Meaning: Enable th	ne overflow and ex	tend logic for the	e current ALU ope	eration.
	Usage: To detect (ten ENVE must be specified in OP to generated by the A	cified in the OP field ktend register as a r field of the microins	d of the microinst result of the ALU struction. The Exte	ruction in which th operation, the ENV	e condition is to be
	Example:	SPECIAL	ALU	STORE	S-BUS
	[ENV] [ENVE]	<u> </u>	ADD	\$3	S3
	See section 7 info	ormation on progra	mmatically settin	g and clearing the	e Overflow register.

Table 4-1. Micro-Order Definitions (Continued)

	Table 4-1. Micro-Order Definitions (Continued)				
MICRO- ORDER	DEFINITION				
		WORD TYPE I - O	P FIELD (CONT	.)	
LGS	Meaning: Perform a single bit logical shift of the A- and B-registers combined, with the A-register forming the low order 16 bits. The direction of the shift is specified in the Specifield: L1 for left, R1 for right.				
	Required micro-ord	SPECIAL	ALU	STORE	S-BUS
	LGS	L1 or R1	PASS	B	<u>3-503</u> B
	LGS	LIOINI	PASS	Ь	Ь
	If the Special field B-register is lost.	contains L1, a 0	is shifted into bit	0 of the A-registe	er and bit 15 of the
	LOGICAL LE	B-register	1 0 15 14	A-register	1 0 ← Zero
	A-register is lost.	GHT SHIFT: SPECIAL B-register		A-register	ter and bit 0 of the

Table 4-1. Micro-Order Definitions (Continued)

MICRO-**ORDER DEFINITION** WORD TYPE I - OP FIELD (CONT.) LWF Meaning: Perform a one bit rotational shift of a 17-bit operand in the Rotate/Shifter where bit 17 is formed by the CPU flag (link with flag). The data rotates left one bit if L1 is in the Special field, or right one bit if R1 is in the Special field. If neither L1 or R1 are specified, LWF clears the CPU flag and no rotate takes place. ROTATIONAL RIGHT SHIFT: SPECIAL = R1 ROTATIONAL LEFT SHIFT: SPECIAL = L1 **ALU Contents ALU Contents** 15 14 F CPU Flag CPU Flag MPY Meaning: Perform a multiply step where the multiplier is in the L-register and the multiplicand is in the A-register. Required micro-order (field) entries: OP **SPECIAL** ALU STORE S-BUS MPY R1 ADD В В The multiply step is executed as follows: If bit 0 of the A-register is a one, the L-register is added to the S-bus (B-register value). The result is shifted right one bit and stored into the B-register with the ALU Carry Out flag forming bit 15. b. If bit 0 of the A-register is a zero, the S-bus (B-register value) is shifted right one bit and stored back into the B-register with the ALU Carry Out flag forming bit 15. c. In either case, the A-register is shifted right and ALU bit 0 fills vacated bit position 15. Bit 0 of the A-register is lost. The multiply step is complete. Usage: This microinstruction is usually repeated 16 times by specifying the Special field micro-order RPT in the preceding microinstruction. Each step of the multiply algorithm effectively multiplies the L-register by the A-register bit that corresponds to the step; i.e., step one multiplies the L-register by bit 0 of A-register, step two multiplies the L-register by bit 1 of the A-register, etc. Thus to multiply the L-register by all 16 bits of the A-register, MPY must be repeated 16 times. Since the B-register goes through successive right shifts and additions, the initial content of the B-register is added to the final result of the multiply algorithm. If the B-register is not zero before the multiply steps are begun, 16 multiply steps will yield the 32-bit result in the B- and A-registers (where the least significant bits (LSB's) are in the A-register).

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION					
WORD TYPE I - OP FIELD (Cont.)						
MPY (Continued)	(B,A) = [(AxL) + B] This may be useful in some condition of the contents:	mputational procedures. For ex	xample: $X(2) = X(1) + (YxZ)$.			
	INITIAL CONTENTS:					
	B-register	A-register	L-register			
,	Value to be added to the final result	Multiplicand	Multiplier			
	AFTER REPEATING THE MULTIPLY STEP 16 TIMES: B-register (AxL) + B 16 Most Significant bits	A-register (AxL) + B 16 Least Significant bits	L-register Multiplier (Unchanged)			

ORDER	DEFINITION				
	\	WORD TYPE I - O	P FIELD (CONT.	.)	
IOP	Meaning: No opera				
	Usage: This is the	default micro-orde	er when the OP f	ield is left blank.	
NRM	Meaning: Perform and S-bus data (no				-register, A-register,
	Left shift: The left	normalizing shift re	equires that the f	ollowing micro-ord	ders be used:
	<u>OP</u>	SPECIAL	ALU	STORE	S-BUS
	NRM	L1	PASS	*	
	*Desired Regi	ster			
	B-register	1 0 15	A-register	0 - 10 10	S-bus 1 0 Zero
	15 14 • • •	1 0 15	14 • • • 1	at the following m	zero
	15 14 • • •	1 0 15	shift requires that	0 - 10 10	zero
	Right shift: The OP NRM *Desired This will arith	e right normalizing SPECIAL R1 R1 Register	shift requires the ALU PASS B-register, A-register, No "special" co	at the following m	zero

Table 4-1. Micro-Order Definitions (Continued) MICRO-**ORDER DEFINITION** WORD TYPE I - OP FIELD (Cont.) NRM A second application of the NRM micro-order is in "denormalization", or aligning floating point numbers (with different exponents). In this case, one or the other of the numbers is operated (Continued) on to adjust the exponent and shift the floating point into the proper position. The number of alignment shifts is passed into the counter and the microinstruction below is repeated the appropriate number of times. OP SPECIAL ALU STORE S-BUS NRM R1 **PASS** S1 S1 Usage: The use of NRM in the left shift application is not as obvious as right shift. For example, assume a 48-bit two's complement number in the B-, A-, and S1-registers is to be quickly normalized. The following demonstrates the process: ALU/ S-BUS-LABEL OP SPECIAL COND. STORE **ADDRESS** NRM48 **IMM** LOW CNTR 0 **DBLS** В L XOR В JMP CNDX AL15 *+4 **RPT** NRM L1 PASS S1 S1 JMP NRM48+1 Upon exit, the number is normalized and the counter contains the two's complement of the number of shifts performed. NOTE Floating point numbers are considered normalized when the mantissa sign bit and adjacent bit are opposite in polarity and the mantissa falls in a range of a set of numbers between zero and everything up to but not including one.

	(5-5141.)	
READ	Meaning: Read data from main memory at the address specified in the M-register and store into the T-register. The CPU will pause if main memory is busy.	
	Usage: The M-register must be loaded prior to or during the microinstruction containing the READ micro-order. The data from main memory must be removed from the T-register within three microinstructions after the READ. Optimum performance is realized when the maximum number of microinstructions allowable are used between READ and TAB. Refer to section 7 for READ micro-order use considerations.	
RTN	Meaning: Jump to the return address, i.e., branch by "popping" the "top" address in the Save Stack into the CMAR. Note that there can be three levels of microsubroutines (JSB's).	
	Usage: For word type I, CNDX is <i>not allowed</i> in the Special field so the "pop" operation and branch are unconditionally made.	
 WRTE 	Meaning: Write the data in the T-register into the main memory address specified in the M-register. The CPU will pause if main memory is busy. Usage: The T-register must be loaded during the microinstruction containing the WRTE micro-orders. Refer to section 7 for WRTE micro-order use considerations	
	micro-orders. Never a	

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION
	WORD TYPE I AND II - SPECIAL FIELD
ASG	Meaning: Bits 6 and 7 of the Instruction Register (IR) determine which of the following functions are to be performed:
	IR bit Alter/Skip Group
	7 6 Instruction
	0 1 (CLE) Clear Extend register
	1 0 (CME) Complement Extend register
	1 1 (CCE) Set Extend register
	Also, this micro-order loads the top of the Save Stack into the CMAR if the Alter/Skip Group conditions are not satisfied. It does <i>not</i> "pop" the Save Stack (i.e., the address also remains in the stack). The operation specified in the ALU field is forced to a PASS if IR bit 2 is a zero.
	Usage: This micro-order is used in the base set microprogram to implement the Alter/Skip Group instructions. It will not normally be used by the microprogrammer. Refer to section 7 use considerations.
CLFL	Meaning: Clear the CPU flag.
COV	Meaning: Clear the Overflow register. Refer to section 7 for information on programmatically setting and clearing the Overflow register.
DCNT	Meaning: Decrement the counter (the lower 8 bits of the IR) by one.
FTCH	Meaning: This micro-order (for use only in the base set) adjusts the Save Stack and performs other operations in relation to Memory Protect. If you are going to perform system emulation you will find further details on this micro-order in appendix C. Otherwise, it is not to be used for "normal" microprogramming.
IAK	Meaning: Freeze the computer until time period T6 and then load the interrupt address into the Central Interrupt register (CIR) and generate an IAK signal to the I/O section. Also clears the Indirect Counter in Memory Protect.
	Usage: Not normally used by the user microprogrammer. Refer to section 7 for interrupt handling techniques.
ICNT	Meaning: Increment the counter (the lower 8 bits of the IR) by one.
INCI	Meaning: Increment the Indirect Counter in Memory Protect (if installed) by one.
	Usage: Used by microprograms that implement indirect addressing. If INCI is executed three times before the next FTCH or IAK appears in the Special field, the Interrupt Enable flag is set to allow the CPU to recognize interrupts. Used to prevent multiple indirect addressing levels from holding off recognition of I/O interrupt requests. If the following microinstruction includes a JTAB in the Special field, the actual branch called by JTAB is made only if the condition mapped by bits 19 through 14 of that microinstruction are met. Refer to section 7 for interrupt handling techniques.

IOFF	Manual Tield (CONT.)
	Meaning: Turn off the Interrupt Enable flag to disable recognition of power fail and I/O
	osage: After the occurrence of an IAK or FTCH, or three occurrences of INCI in the Special
	IOFF should be used with caution since holding off interrupts could cause the loss of input and output data. Refer to section 7 for interrupt handling techniques.
lOG	Meaning: Freeze the CPU urtil time period T2. Then enable the generation of I/O timing signals dependent upon the instruction in the IR.
	Usage: Microprogrammed input and output require cooperation between the I/O section and information on forming and any with the I/O system is mandatory. Peter the
ION	Meaning: Turn on the Interrupt Enable flag and allow the CPU to recognize power fail and 1/0 interrupts until the micro-order IOFF is executed.
	USAGE: An interrupt from any 1/0 device can be detected in two ways:
	If a JTAB micro-order is executed and an interrupt is pending or the Run flip-flop is clear, execution is forced to control memory (CM) location 6 (the Halt-Or-Interrupt microroutine).
	b. A test for interrupt pending or Run flip-flop clear can be performed by the executing microprogram by having an HOI encoded in the Condition field of a word type III microinstruction. Or, a test for a pending interrupt can be made by having NINT encoded in a word type III Condition field. The micro-order ION allows interrupts to be recognized. However, interrupts are not generated by the interrupt system unless an STF 0 I/O control command has been executed. Refer to the discussion of the interrupt system in the HP 21MX E-Series Computer Series Operating and Reference Manual. Refer to section 7 for interrupt handling considerations.
JTAB	Meaning: This micro-order (for use only in the base set) maps instructions in the IR to the proper location in CM. If you are going to perform system emulation, you will find further details on this micro-order in appendix C. Otherwise, it is not to be used for "normal" microprogramming.
L1	Meaning: Left shift one bit command to the Rotate/Shifter.
	Lost — 15 14 • • • • • • • 1 0 Zero
	Usage: Refer to MPY, DIV, CRS, LGS, ARS, NRM, and LWF. Without one of the previous OP field micro-orders, L1 performs a one bit logical left shift on data leaving the ALU.

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER			DEFINITION		
	WORD	TYPE I AND II -	SPECIAL FIEL	D (CONT.)	
L4	Meaning: Four bit	left rotate comma	and to the Rotat	e/Shifter.	7
	TO R/S 15	14 13 12 11 10 9	3 12 11 10 9 8	3 2 1 0 3 7 6 5 4 3	2 1 0
MESP	Meaning: Dynamic Mapping System (DMS) signal generation micro-order used in conjution with the MEU micro-order in the Store and S-bus fields. Eight different functions performed (designated Q0 through Q7 for reference) by combinations of MESP and MEU. Combinations of these signals and their functions are described in section 7. Usage: The DMS must be installed for the MESP and MEU micro-orders to be used. The D installation includes availability of the "standard" DMS Assembly language instructions whinvoke the HP-written DMS microroutines. The MESP and MEU micro-orders are available you to write microprograms using your DMS facility. You should thoroughly understand DMS before using these micro-orders.				
МРСК	Protect fence or D Usage: This micro DMS violation by or Protect is not insta	omS violation. o-order is used with the computation of the computations in the computations.	th any instructio ring protected n uter. It is subjec	n that may cause nemory. It need no	egister for a Memory a Memory Protect or t be used if Memory field.
	 b. The M-register must have the address to be checked when the microinstruction using MPCK is executed. (MPCK is usually used with the WRTE micro-order in the OP field.) Refer to section 7 for reading, writing and I/O considerations using MPCK. c. If there is not a READ or WRTE micro-order in the OP field (of the same microinstruction), the MPCK <i>must</i> follow the microinstruction containing a READ or WRTE by one or two microinstructions. The MPCK must <i>never</i> be further than two microinstructions away if Dual-Channel Port Controller (DCPC) is installed in the computer. The microinstruction 				nicroinstruction using order in the OP field.) and MPCK. me microinstruction), WRTE by one or two roinstructions away if
	OP	strates a typical u <u>SPECIAL</u>	ALU	STORE	S-BUS_
	WRTE	MPCK	PASS	ТАВ	S1

ORDER	DEFINITION
	WORD TYPE I AND II - SPECIAL FIELD (CONT.)
MPP1	Meaning: Generate a signal PP1SP (use to be defined by user) to the Microprogrammable Processor Port (MPP).
	Usage: Refer to the HP 21MX/21MX E-Series Computer I/O Interfacing Guide for further information. Example microprogrammed use can be found in section 13 of this manual.
MPP2	Meaning: Generate a signal PP2SP (use to be defined by user) to the MPP.
	Usage: Refer to the HP 21MX/21MX E-Series Computer I/O Interfacing Guide for further information. Example microprogrammed use can be found in section 13 of this manual.
NOP	Meaning: No operation in the Special field.
	Usage: This is the default operation if no other micro-order is specified in the Special field.
PRST	Meaning: This micro-order will clear the A- and B-Addressable flip-flops (AAF and BAF).
	Usage: This may be used by the microprogrammer to gain access to main memory locations of and 1. Refer to section 7 for read and write operation considerations.
RJ30	Meaning: When used in a word type I or II microinstruction (available also in word type IV), the definition of RJ30 is identical to that of a READ micro-order in a word type I OP field (i.e., a read operation takes place and no address modification action is defined).
RPT	Meaning: Repeat the next microinstruction for the number of times specified by the positive number in the least significant four bits of the IR counter.
	Usage: The next microinstruction must be a word type I and must not contain RTN in the OP field or RTN or JTAB in the Special field. The Repeat flip-flop is set by this micro-order which prevents the updating of the Microinstruction Register (MIR) and CMAR at the end of the next microinstruction. The counter decrements after each execution of the next microinstruction and, when the lower four bits are all zeros, the Repeat flip-flop is cleared. (Refer to the NRM OP field micro-order for exception.) If the four least significant bits of the counter are zeros, the next microinstruction will be repeated 16 ₁₀ (20 ₈) times.
RTN	Meaning: Return from a microsubroutine; i.e., branch to the CM address in the Save Stack. This address is loaded into the CMAR. If the Save Stack is empty (no microsubrouting that), a return is made to CM location 0 (zero).
	Usage: Three levels of microsubroutines are the maximum allowable. HTM overmost effect of a JMP or JSB in the OP field which are not allowable with RTN encoded in the Specifield.
R1	Meaning: Right shift one bit command to the Rotate/Shifter.
	Zero — 15 14 • • • • • 1 0 Lost
	Usage: Used in conjunction with the shift and rotate micro-orders. Refer to MPY, DIV, A NRM, CRS, LGS, and LWF. Without one of the previous micro-orders, a single bit logical rishift is executed.

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION				
	WORD TYPE I AND II SPECIAL FIELD (CONT.)				
SHLT	Meaning: Clear the Run flip-flop.				
	Usage: The Run flip-flop and RUN LED on the Operator Panel is actually cleared at the completion of the word type I or II microinstruction following the one specifying SHLT. This micro-order should be used with caution by the microprogrammer.				
SOV	Meaning: Set the Overflow register. Refer to section 7 for information on programmatically clearing and setting the Overflow register.				
SRG1	Meaning: Execute the shift/rotate function specified by bits 6 through 9 of the IR. (Refer to HP 21MX E-Series Computer Operating and Reference Manual.) The shift/rotate function performed on the data that leaves the ALU. If IR bit 5 is set, clear the E-register after the The function performed in the Rotate/Shifter is determined by IR bits 6 through 9 as follows:	on i shif			
	BITS 9 8 7 6 FUNCTION PERFORMED IN ROTATE/SHIFTER				
	1000 Arithmetic left shift one bit.				
	1001 Arithmetic right shift one bit. Computer Museum				
	1010 Rotational left shift one bit.				
	1011 Rotational right shift one bit.				
	1100 Arithmetic left shift one bit, clear sign (bit 15).				
	1101 Rotational right shift one bit with E-register forming bit 16 17th bit).				
	1110 Rotational left shift one bit with E-register forming bit 16 (the 17th bit).				
	1111 Rotational left shift four bits.				
	Oxxx No shift (bits 8,7, and 6 can have any setting) except if bits 8,7, and 6 are 101 or 110 the E-register could be undesirably updated. (Refer to the HP 21MX E-Series Computer Operating and Reference Manual Shift/Rotate Group information for instructions on how to avoid this situation)				
	Usage: Refer to section 7 for considerations when using SRG1.				

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER					
	WC	DEFINITION			
SRG2	WORD TYPE I AND IISPECIAL FIELD (CONT.)				
	unless IR hit 2	Ite the shift/rotate function specified by bits 0,1,2, and 4 of the IR. (Refer to the est Computer Operating and Reference Manual.) The shift/rotate function is a data that leaves the ALU. The top of the Save Stack is loaded into the CMAF as set (a logical 1) and bit 0 of the T-bus was zero during the last word type tion executed. The function performed in the Rotate/Shifter is determined by 4 as follows:			
	BITS 4 210	FUNCTION PERFORMED IN ROTATE/SHIFTER			
		Arithmetic left shift one bit.			
		Arithmetic right shift one bit.			
		Rotational left shift one bit.			
		Rotational right shift one bit.			
	1 100	Arithmetic left shift one bit, clear sign (bit 15).			
	1 101	Rotational right shift one bit with E-register forming bit 16 (the 17th bit).			
		Rotational left shift one bit with E-register forming bit 16 (the 17th bit).			
	1 111	Rotational left shift four bits.			
		No shift (bits 2,1, and 0 can have any setting) except if bits 2,1, and 0 are 101 or 110, the E-register could be undesirably updated. (Refer to the HP 21MX E-Series Computer Operating and Reference Manual Shift/Rotate Group information for instructions on how to avoid this situation.)			
	Usage: Refer to	section 7 for considerations when using SRG2.			
SRUN	Meaning: Set the Run flip-flop.				
	Usage: The RUN	condition is not actually set until the next word type I or II is executed.			
STFL	Meaning: Set the	CPU flag.			

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION
	WORD TYPE I ALU FIELD
	NOTE
	Symbols used in the following ALU field equations are defined here for reference.
	+ means arithmetic function +
	 means arithmetic function –
	means logical function "and".
	+ means logical function "or".
	⊕ means logical function "exclusive or".
	S or L means the one's complement of the S-bus or the one's complement of the L-register.
ADD	Meaning: Add the data placed on the S-bus to the contents of the L-register.
AND	Meaning: Logical "and" the L-register and S-bus: (L•S).
CMPL	Meaning: One's complement the L-register.
CMPS	Meaning: One's complement data on the S-bus.
DBLS	Meaning: Perform the following arithmetic function in the ALU with the S-bus: S plus S.
DEC	Meaning: Decrement data on the S-bus by one.
INC	Meaning: Increment data on the S-bus by one.
IOR	Meaning: Logical "inclusive or" the L-register and S-bus: (L+S).
NAND	Meaning: Logical "nand" the L-register and S-bus: (L-S).
NOR	Meaning: Logical "nor" the L-register and S-bus: $(\overline{L+S})$.
NSAL	Meaning: Logical "and" the complement of the S-bus and the L-register: (\$\overline{S}\ullet L\).
NSOL	Meaning: Logical "or" the complement of the S-bus and the L-register: (\$\overline{S}\$+ L).
ONE	Meaning: Set all 16 bits (logical one's) input to the Rotate/Shift logic.
OP1	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: (S+L) plus 1.
OP2	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: $(S+\overline{L})$ plus 1.
OP3	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: S plus (S• \overline{L}) plus 1.
OP4	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: (S+L) plus (S• \overline{L}) plus 1.

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	Table 4-1. Micro-Order Definitions (Continued)
	DEFINITION
OP5	WORD TYPE I - ALU FIELD (CONT.)
	Meaning: Perform the following logical function in the ALU with the L-register and S-bus (S• L). This micro-order has the same effect as the SANL micro-order.
OP6	Meaning: Perform the following logical function in the ALU with the L-register and S-bus. S plus (S+L).
OP7	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: $(S+\overline{L})$ plus $(S\bullet L)$.
OP8	Meaning: Perform the following logical function in the ALU with the L-register and S-bus:
OP10	Meaning: Perform the following logical function in the ALU with the L-register and S-bus:
OP11	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: (S+L) plus S.
OP13	Meaning: Pass all zeros to the Rotate/Shifter. This micro-order has the same effect as the ZERO micro-order.
PASL	Meaning: Pass the L-register's contents to the Rotate/Shifter.
PASS	Meaning: Pass the S-bus data to the Rotate/Shifter. PASS is the default micro-order (NOP) in the ALU field. If no micro-order is encoded in the ALU field in a word type I microinstruction, a PASS will be inserted during microassembly. Data is not modified when a PASS appears in the ALU field.
SANL	Meaning: Logical "and" the S-bus and the complement of the L-register (S• □); pass the result to the Rotate/Shifter. This micro-order has the same effect as the OP5 micro-order.
SONL	Meaning: Logical "or" the S-bus and the complement of the L-register (S+ \overline{L}); pass the result to the Rotate/Shifter.
SUB	Meaning: Subtract the L-register from the S-bus and pass the result to the Rotate/Shifter.
XNOR	Meaning: Logical "exclusive nor" the L-register and S-bus ($\overline{L \oplus S}$); pass result to the Rotate/Shifter.
XOR	Meaning: Logical "exclusive or" the L-register and S-bus (L \oplus S); pass the result to the Rotate/Shifter.
ZERO	Meaning: Pass all zeros to the Rotate/Shifter. This micro-order has the same effect as the OP13 micro-order.

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION											
		w	ORD TYPE I AN	ID II- S	TOR	E FII	ELD					
А	Meaning: Store the data on the T-bus in the A-register.											
В	Meaning: Store the data on the T-bus in the B-register.											
CAB	Meaning: Store the data on the T-bus in the A- or B-register according to the value of IR bit 11:											
	IR bit 11 zero means A-register. IR bit 11 one means B-register.											
CNTR	Meaning: Store the lower eight bits of the S-bus (bits 0-7) in the counter (lower 8 bits of the IR).											
	Usage:	Refer to se	ection 7 use con	siderat	ons.							
	This disp Display I for detai	play indicat Register. Re ils on the O	perator Panel. (Nates which registe efer to the HP 21, perator Panel an Operator Panel a	r (or fu MX E-S d its op	nction <i>eries</i> perati	n) info <i>Com</i> on in	orma orma orma orma orma orma orma orma	tion a r Ope norma	appea eratin al and	ars in <i>g and</i> d spe	the (d Refe cial r	Operator Pane erence Manua modes. The si
		Displa (S- bu	y Indicator s) bit	7	6	5	4	3	2	1	0	
			er Displayed rmal Mode	-	_	S	Р	Т	м	В	А	
		1	ion Displayed cial Mode	-	-	s	f	t	m	У	×	
	NOTE:	Bits 7 and	d 6 not used.									
		ous as follo	rator Panel Displa ws: SPECIAL		MOD.		dicato	<u>S1</u>	ORE		bits	OPERAND
	the S-b	ous as follo)WS:				dicato	<u>S1</u>			bits	
	the S-b	ous as follo)WS:	-	MOD.	_		<u>.s1</u>	ORE OSPI		bits	OPERAND
	of	M as:	SPECIAL	- ndicato	MOD.	- nting		S1	ORE OSPI	-	bits	OPERAND

ORDER	DEFINITION
ļ	WORD TYPE I AND II - STORE FIELD (CONT.)
DSPL	Meaning: Store the data on the S-bus in the Operator Panel Display Register. This information
100	Meaning: Enable the S-bus onto the I/O bus.
IRCM	Usage: To be used properly, this micro-order must be issued at T4 and T5 after an IOC backplane signal. Refer to section 7 use consideration.
INCIVI	in the IR in Memory Protect hardware for use in determining any error conditions that occur during execution of the instruction. Store the least significant ten bits of the S-bus into the least significant ten bits of the M-register and clear the upper five bits of the M-register if S-bus bit 10 is zero.
	Usage: Refer to section 7 for information on interfocing and the section 2 for information and the section 2 for information 2 for
	Meaning: Store the data at the output of the ALU into the L-register,
	Usage: The L-register is used as the second operand in arithmetic functions. Meaning: Store the data on the School of the School of the Meaning: Store the data on the School of the Meaning: Store the data on the School of the Meaning: Store the data on the School of the Meaning: Store the School of the Meaning: Store the Meani
M	Meaning: Store the data on the S-bus in the M-register.
	Usage: Do not store into the M-register between the READ micro-order and the subsequent TAB if references to the A- or B-registers are possible. Refer to section 7 for TAB micro-order use considerations.
MEU	Meaning: DMS signal generation micro-order used in conjunction with Special field micro-order MESP and S-bus field micro-order MEU. Eight different functions are performed (designated Q0 through Q7 for reference) by combinations of MESP and MEU. The combinations of these signals and their functions are described in section 7.
	Usage: The DMS must be installed for the MEU and MESP micro-orders to be used. The DMS installation includes availability of the "standard" DMS Assembly language instructions which invoke the HP-written DMS microroutines. The MEU and MESP micro-orders are available for you to write microprograms using your DMS facility. You should thoroughly understand the DMS before using these micro-orders.
MPPA and MPPB	Meaning: Generate the signals MPPAST and MPBST (use to be defined by user) to the MPP.
	Usage: Refer to the HP 21MX/21MX E-Series Computer I/O Interfacing Guide for further information. Example microprogram use can be found in section 13 of this manual.
NOP	Meaning: No store operation is performed; this is the default micro-order when the Store field is left blank.
P	Meaning: Store the data on the T-bus in the P-register (Program Counter).

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER			D	EFINIT	TION	
	Wo	ORD TYPE I AND	II - ST	ORE F	ELD (CONT.)	
PNM	Meaning: Stor S-bus in the M		bus in t	he P-re	egister (Program Coun	ter), and the data on the
	Usage: Useful in microprograms which perform multiword READ operations from main memory, where the P-register points to the address in main memory to be read. In a single microinstruction, the microprogram can store P into the M-register via the S-bus and then increment P via the T-bus. An example of such an application is as follows:					
	<u>OP</u>	SPECIAL		AL	U STORE	S-BUS
	READ			INC	C PNM	Р
					structions with READ anot be used in the S	and WRTE micro-orders. Store field.
S	Meaning: Sto	re the data on the	T-bus	in the	S-register.	
SP	Meaning: Sto	re the data on the	T-bus	in the	SP-register.	
S1 thru S11	Meaning: Sto	re the data on the	T-bus	in the i	ndicated Scratch Re	gister (S1 through S11).
ТАВ	Meaning: Store the data on the T-bus in the A-register if the AAF (A-Addressable set; store the data on the T-bus in the B-register if the BAF (B-Addressable flipstore the data on the S-bus in the T-register (Memory Data Register) if neither AAF set. Data on the M-bus (as it loads the M-register) determines the setting of AAF follows:				ressable flip-flop) is set; if neither AAF nor BAF is	
		M-bus address	FFS	States	Register referenced	7
		when M-register store is specified	AAF	BAF	by TAB in store (or S-bus) field.	
	;	0	1	0	Α	
		1	0	1	В	_
		Any other value	0	0	T	
	Note that the	PRST micro-order	clears	the AA	F and BAF flip-flops.	
	T-register is in TAB may not to	ternal to the Main I	Memory and S	section	n. It must not be use	nicro-order is used. The d as a working register. 7 for microprogramming
Х	Meaning: Stor	re the data on the	T-bus i	n the >	<pre><-register.</pre>	
Y	Meaning: Stor	re the data on the	T-bus i	n the \	'-register.	

В	Meaning: Place the contents of the B-register on the S-bus.						
CAB	Meaning: Place the contents of the A. or B. register.						
	Meaning: Place the contents of the A- or B-register on the S-bus according to the value of IR like the second means A-register.						
CIR	Dit 11 one means B-register.						
CNTR	Meaning: Place the contents of the CIR on the S-bus (bits 5 through 0).						
	Meaning: Place the contents of the counter (lower 8 bits of the IR) on the lower 8 bits of the S-bus; the upper 8 bits are ones. See "NOTE" under IOI, below, and TAB "Usage", page 4-34.						
DES	Meaning: Enable the Remote Program Load Configuration Switches onto the S-bus. These are a set of eight programmable switches that place data on the S-bus as follows:						
	NOTE						
	A closed switch represents a logical 1 on the S-bus. Switch No. 8 7 6 5 4 3 2 1 S-Bus bit 15 14 10 9 8 7 6 0 Undriven S-bus bits are logical ones. Usage: Used in the base set microprogrammed bootstrap routine. Refer to the HP 21MX						
	E-Series Operating and Reference Manual operating procedures for additional loader information. Also refer to section 7 of this manual. See "NOTE" under IOI, below, and TAB "Usage", page 4-34.						
DSPI	Meaning: Place the eight bits of the Operator Panel Display Indicator (complemented) on the S-bus. The upper eight bits of the S-bus are set to ones. Usage: Refer to the DSPI Store field definition for Display Indicator bit significance.						
DSPL	Meaning: Place the contents of the Operator Panel Display Register on the S-bus.						
IOI	Meaning: Enable the I/O bus onto the S-bus. Usage: This is used to transfer data from an I/O device to the S-bus. See section 7 for considerations in I/O microprogramming. NOTE						
	When IOI is used in conjunction with select code 01, 02, 03, 04, or 05, the following microinstruction's S-bus field must not have CNTR, DES, or LDR if the unspecified (and assumed to be "1") S-bus bits must be in a known state; similarly, the microinstruction must not be word type II (IMM).						

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION
	WORD TYPE I - S-BUS FIELD (CONT.)
LDR	Meaning: Place four bits from a Loader ROM on the S-bus. The address of these four bits in the ROM is contained in the counter. Determination of which of the four available Loader ROM's is specified by bits 15 and 14 in the Instruction Register. Example sequence:
	INSTRUCTION REGISTER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 n n Select Loader ROM nn, where nn is between binary 00 and 11 COUNTER ROM nn
	7 6 5 4 3 2 1 0 LOADED ROM ADDRESS a 0 1 2 3 Octal addresses range from 0 to 377. Each addressed location contains a 4-bit-byte of data.
	rrrr was contents of ROM nn, address a
	S-BUS 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 r r r r
	Usage: Refer to the base set microroutine (appendix G), Initial Binary Loader for an example of the LDR micro-order use. Guidelines for writing loaders appear in section 7. See "NOTE" under IOI, page 4-32, and TAB "Usage", page 4-34.
М	Meaning: Place the 15-bit contents of the M-register on the S-bus. Bit 15 of the S-bus is zero.
MEU	Meaning: DMS signal generation micro-order used in conjunction with Special field micro-order MESP and Store field micro-order MEU. Eight different functions are performed (designated Q_0 through Q_7 for reference) by combinations of MESP and MEU. The combinations of these signals and their functions are described in section 7.
	Usage: The DMS must be installed for the MEU and MESP micro-orders to be used. The DMS installation includes availability of the "standard" DMS Assembly language instructions which invoke the HP-written DMS microroutines. The MEU and MESP micro-orders are available for you to write microprograms using your DMS facility. You should thoroughly understand DMS before using these micro-orders.

IVII I B) (···· / L-1 /
	Usage: Refer to the HP 21MX M-Series and E-Series Computers I/O Interfacing Guide for further information. Example microprogram use can be found in section 13 of this manual.
NOP	Meaning: All ones are on the S-bus.
	Usage: This is the default micro-order when the S-bus field is not specified in a
Р	Meaning: Place the content of the P-register on the S-bus.
S	Meaning: Place the content of the S-register on the S-bus.
SP	Meaning: Place the contents of the SP-register on the S-bus.
۸	or the SP-register on the S-bus,
S 1	Magning DI
thru	Medilling. Place the contents of the indication
inru	Meaning: Place the contents of the indicated Scratch Register (S1 through S11) on
(44	the 3-bus,
S11	3'' (1) (1)
TAB	Meaning: Place the contents of the T-register (Memory Data Register) on the S-bus if neither AAF (A-Addressable flip-flop) nor the BAF (B-Addressable flip-flop) is set; place the contents of the A-register on the S-bus if the AAF is set; place the contents of the B-register on the S-bus if the BAF is set. Data on the M-bus (as it loads the M-register) determines the setting of AAF or BAF. Refer to AAF, BAF flip-flop setting information under the Store field TAB micro-Order.
	Usage: TAB may not be used in the S-bus and Store fields simultaneously. Data in the T-register must be removed within three microinstructions after the READ micro-order is used. A microinstruction with a TAB micro-order in the S-bus field must not be followed by a microinstruction with a DES, CNTR, or LDR S-bus field micro-order where the unspecified (and therefore, assumed to be "1") S-bus bits are required to be in a known state. The S-bus field TAB also must not be followed by a word type II microinstruction where the byte that is not the Operand is required to be in a known state. Refer to section 7 for considerations when using TAB.
X	Meaning: Place the contents of the X-register on the S-bus.
Υ	Meaning: Place the contents of the Y-register on the S-bus.
	WORD TYPE II - OP FIELD
IMM	Meaning: Place 16 bits on the S-bus consisting of the 8-bit binary Operand and 8 bits of ones. Determination of which 8 bits of the S-bus receive the Operand and which 8 bits receive all ones is made by the Modifier field.
	Usage: Refer to the word type II Modifier field micro-orders for Operand examples.
	WORD TYPE II - SPECIAL FIELD
	(All Special field micro-orders are the same as for word type I.)

Table 4-1. Micro-Order Definitions (Continued)

DEFINITION							
WORD TYPE II - MODIFIER FIELD							
Meaning: The 16 bits received by the S-bus consist of the following:							
Bits 15 through 8 = Operand. (Refer to the information on word type II Operand.)							
Bits 7 through 0 = all ones.							
The S-bus data is then complemented as it passes through the ALU.							
Usage: See below.							
MICROINSTRUCTION:							
OP SPECIAL MODIFIER STORE OPERAND IMM CMHI L 367B							
S-bus BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
CONTENT 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1							
OPERAND (367B)							
Result BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Out of ALU CONTENT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0							
OPERAND Complemented							
Meaning: The 16 bits received by the S-bus consist of the following:							
Bits 15 through $8 = $ all ones.							
Bits 7 through 0 = Operand. (Refer to the information on word type II Operand.)							
The S-bus data is then complemented as it passes through the ALU.							
Usage: See below.							
MICROINSTRUCTION: OP SPECIAL MODIFIER STORE OPERAND							
IMM CMLO S2 020B							
S-bus { BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
OPERAND							
Banda (BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Result Out of ALU CONTENT O O O O O O O O O O O O O O O O O O O							
OPERAND Complemented							

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION
	WORD TYPE II - MODIFIER FIELD (CONT.)
HIGH	Meaning: The 16 bits received by the S-bus consist of the following: Bits 15 through 8 = Operand. (Refer to the information on word type II Operand.) Bits 7 through 0 = all ones. The S-bus data is then passed through the ALU without modification. Usage: See below.
	OP SPECIAL MODIFIER STORE OPERAND IMM HIGH S5 232B
	S-bus and Result Out BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	OF ALU CONTENT 1 0 0 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1
LOW	Meaning: The 16 bits received by the S-bus consist of the following: Bits 15 through 8 = all ones. Bits 7 through 0 = Operand. (Refer to the information on the word type II Operand.) The S-bus data is then passed through the ALU without modification. Usage: See below.
	MICROINSTRUCTION: OP SPECIAL MODIFIER STORE OPERAND IMM LOW S11 111B
	S-bus and Result Out BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	of ALU CONTENT 1 1 1 1 1 1 0 1 0 0

Table 4-1. Micro-Order Definitions (Continued)

MICRO-							
ORDER	DEFINITION						
		WORD TYPE II	- STORE FIELD				
	(All Store field micro	o-orders are the	same as for word ty	/pe l.)			
	v	VORD TYPE II -	OPERAND FIELD				
	l (eight bits) must be ar n the following constrain		s a constant). The i	nteger can be ar	n octal or decimal		
a. The deci	mal number must be in	the range 0 to 2	255.				
b. The octa	I number must be in the	e range 0 to 377,	, followed by "B".				
Examples:							
117B,	117, 198,	5,	10B				
		WORD TYPE III -	BRANCH FIELD				
	(RJS not specified), true. If RJS is spec specified in the Con Usage: Used in cor	make the microt dified in the Bran- ndition field is fall display by the make the microton migunction with Spe	ch Sense) field is me oranch if the condition ch Sense field, make ise. ecial field micro-orde as described in the	on specified in the e the microbrand	e Condition field is the condition ype III to branch in		
	BRANCH	SPECIAL	CONDITION	BRANCH SENSE	ADDRESS		
	JMP	CNDX	AL15		*+2		
	A microbranch will on type I or II microins		he ALU output was s	et during executi	on of the last word		
	BRANCH	SPECIAL	CONDITION	BRANCH SENSE	ADDRESS		
	JMP	CNDX	AL15	RJS	ADDRESS		
			5 of the ALU output w xecuted (no microbi				
JSB	the condition in the Branch Sense field, field is true. If RJS i branch is made, the to be used as the r	Condition (and E the microbranch s specified, the r current microinst return address.	Maddress specified in address specified in address specified in will be made if the interobranch will be intruction address plus	s met. If RJS is n condition specific made if the cond s one is pushed o	ot specified in the ed in the Condition ition is false. If the		
	Usage: Three level	s of microsubrou	tine branches can b	oe made.			

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION
	WORD TYPE III - BRANCH FIELD (CONT.)
RTN	Meaning: Branch to a return address; i.e., branch by "popping" the Save Stack into the CMAR using the address in the Save Stack. Note that there are three levels of microsubroutine branches (JSB's) so there can be three levels of RTN.
	Usage: For word type III, CNDX is always specified in the Special field and the "pop" operation is made <i>only</i> if the state in the Condition and Branch Sense fields is met. Otherwise, the next microinstruction is executed.
	Also of interest may be the discussions of JSB for word types I and III and special considerations about returns when the word type I Special field mnemonics ASG and SRG2 are used.
	WORD TYPE III - SPECIAL FIELD
CNDX	Meaning: This Special field micro-order specifies word type III - conditional branches and returns.
	Usage: Used in conjunction with JMP, JSB, or RTN in the Branch field.
	WORD TYPE III - CONDITION FIELD
ALZ	Meaning: The ALU output was equal to zero as a result of the last word type I or II microinstruction execution.
AL0	Meaning: Bit zero of the last output from the ALU was set by the last word type I or II microinstruction execution.
AL15	Meaning: Bit 15 of the last output from the ALU was set by the last word type I or II microinstruction execution.
CNT4	Meaning: The last four bits of the counter are zeros.
CNT8	Meaning: All eight bits of the counter (lower byte of the IR) are zeros.
COUT	Meaning: The ALU Carry Out flag bit was set by the last ALU operation in the last word type I or II microinstruction execution.
E	Meaning: The Extend (E) register bit is set.
FLAG	Meaning: The CPU flag bit is set.
НОІ	Meaning: The Operator Panel RUN/HALT switch is not set to RUN or there is an interrupt pending (i.e., halt-or-interrupt).
	Usage: This micro-order is used to check for interrupts. Use is necessary because micro-programs cannot be interrupted unless a check for interrupts is made. Refer to section 7 for considerations in using HOI.
IR8	Meaning: Bit 8 of the IR is set.
IR11	Meaning: Bit 11 of the IR is set.
LO	Meaning: Bit zero of the L-register is set.
L15	Meaning: Bit 15 of the L-register is set.

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION			
	WORD TYPE III - CONDITION FIELD (CONT.)			
MPP	Meaning: Test for a signal MPP (use to be defined by the user) received at the MPP.			
	Usage: Used in conjunction with the MPP1 and MPP2 Special field micro-orders and with MPPA and MPPB Store and S-bus field micro-orders of word type I microinstructions. Refer to the HP 21MX M-Series and E-Series Computers I/O Interfacing Guide for further information. Example microprogram use will be found in section 13 of this manual.			
MRG	Meaning: A Memory Reference Group instruction is in the IR; i.e., IR bits 14, 13, and 12 are not all zero.			
NDEC	Meaning: The Operator Panel DEC M/m pushbutton is not actuated.			
NINC	Meaning: The Operator Panel INC M/m pushbutton is not actuated.			
NINT	Meaning: An interrupt is not pending.			
NLDR	Meaning: The Operator Panel IBL/TEST pushbutton is not actuated.			
NLT	Meaning: The Operator Panel Register Select (left) pushbutton is not actuated.			
NMDE	Meaning: The Operator Panel MODE pushbutton is not actuated.			
NMLS	Meaning: Memory was not lost as a result of the last power down or power failure.			
NRT	Meaning: The Operator Panel Register Select (right) pushbutton is not actuated.			
NSFP	Meaning: A standard Operator Panel is not installed on the computer.			
NSNG	Meaning: The Operator Panel INSTR STEP pushbutton is not actuated.			
NSTB	Meaning: None of the following Operator Panel pushbuttons are actuated:			
	INSTR STEP Register Select right (→) Register Select left (←) MODE IBL/TEST INC M/m DEC M/m STORE RUN PRESET			
NSTR	Meaning: The Operator Panel STORE pushbutton is not actuated.			
ONES	Meaning: All 16 bits of the last output from the ALU were set (tested before the Rotate/Shift as a result of the last word type I or II microinstruction execution.			
OVFL	Meaning: The Overflow register bit is set.			
RUN	Meaning: The computer's Run flip-flop is set.			

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION
	WORD TYPE III - CONDITION FIELD (CONT.)
RUNE	Meaning: The Operator Panel key operated switch is in the OPERATE position.
	NOTE
	In LOCK position, the RUN and HALT switches are disabled. Microroutine will not be executing while switch is in the R or STANDBY positions.
SKPF	Meaning: The I/O signal SFS is present (I/O time is T3 to T5) and the addressed I/O device flag is set; or, the I/O signal SFC is present (I/O time is T3 to T5) and the addressed I/O device flag is clear.
	Usage: Refer to section 7 for information on I/O microprogramming considerations for use of the SKPF micro-order.
	WORD TYPE III - BRANCH SENSE FIELD
RJS	Meaning: Perform the branch or return specified in the Branch field if the condition specified in the Condition field is <i>not</i> met. The Condition field micro-order specifies the condition under which a branch or return can take place; the RJS micro-order in effect reverses the sense of the condition. For example, if a conditional branch is specified if the Flag bit is set (jump if Flag bit set), the RJS micro-order will reverse the condition so that the branch occurs if the Flag bit is not set. If the Branch Sense field is blank (NOP), the condition sense is not reversed (i.e., is the same as described in each of the Condition field micro-orders).

Table 4-1. Micro-Order Definitions (Continued)

MICRO-	
ORDER	DEFINITION

WORD TYPE III - ADDRESS FIELD

A branch may be made to any address in the current or next 512₁₀ word control memory block for word type III. The entry for the microassembler format can be an octal, decimal, or a computed address.

A decimal address (d) must be in the range 0 to 511. An octal address (kB) must be in the range 0B to 777B, where the "B" signifies octal. If the word type III is located in the last address in a 512_{10} word block (i.e., address is xx7778), the range is defined as the next 512_{10} word block. A computed address which is within the decimal or octal range must be in one of the following forms:

*+ d

*-d

LABEL + d

LABEL - d

*+ kB

*-kB

LABEL + kB

LABEL - kB

LABEL

where:

* means "this address".

d means a decimal number.

k means an octal number (followed by B).

LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram.

Examples:

BRANCH	SPECIAL	CONDITION	SENSE	ADDRESS
JMP	CNDX	NSNG		*+2
JMP	CNDX	FLAG		*-4
JSB	CNDX	CNT4	RJS	FETCH +1
JSB	CNDX	IR8		TIME 4
JMP	CNDX	IR11	RJS	*+7B
JMP	CNDX	LO		*-2B
JMP	CNDX	ALZ		LOOP
RTN	CNDX	ALZ	RJS	
		NOTE		

When RTN is encoded in the Branch field, no address should be encoded. The address in the Save Stack is used to load the CMAR.

Except as noted above, the target address of the branch must be within the current 1000 octal (512 decimal) locations (two modules). The complete absolute address must be specified. For example, if a conditional branch microinstruction is within CM addresses 03000 and 03777, no target address may be outside the range 03000 to 03777.

Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using the RTE Microassembly language.

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER		DEFINITION		
	WORD TYPE IV			
JMP	Meaning: Branch unconditionally to the address (may be modified by a Modifier/Special field micro-order) specified in the Address field. The address may be anywhere in the 16K word CM.			
	Usage: Refer to the Modifier/Specia	difier/Special field micro-orders and the Address field discussions		
JSB	ted at the CM address (may be the Address field. The return the RTN micro-order.			
	Usage: Refer to information in the work RTN micro-order discussion for the	rd type III Danas I di a a		
		DIFIER/SPECIAL FIELD	and the second control of the second control	
IOFF	Meaning: Turn off the Interrupt Enable flag to disable recognition of normal interrupts. (Does not disable power fail, Memory Protect, or parity interrupts.)			
IOG	field of a word type I microinstruction, interrupts are again recognized if Memory Protect is installed. IOFF should be used with caution since holding off interrupts could cause the loss of input or output data. Refer to section 7 for interrupt handling. Meaning: Freeze the CPU until time period T2. Then enable the generation of I/O timing signals dependent upon the instruction in the IR. Perform the JMP or JSB in the word type IV Branch field while modifying the fourth and third bits (bits 8 and 7, figure 4-2) of the Address field (according to the I/O instruction jump table) for the final address. Bits 8, 7, and 6 of the IR			
	determine the microbranch address ASSEMBLY LANGUAGE INSTRUCTION IN IR	IR BITS 8, 7, 6	ADDRESS FIELD BITS 8 AND 7 REPLACED BY:	
	MIA or MIB	1 0 0	0 0	
	LIA or LIB	1 0 1	0 1	
	OTA or OTB	1 1 0	1 0	
	HLT	000	1 1	
	CLO or CLF	0 0 1	1 1	
·	STO or STF	0 0 1	1 1	
	SFC or SOC	0 1 0	1 1	
	SFS or SOS	0 1 1	1 1	
	STC or CLC	1 1 1	. 11	
	Usage: IOG can also be used in the address modification since the JM	e Special field of word ty	pe I, but there is no microbranc	

Table 4-1. Micro-Order Definitions (Continued)

MICRO-	
ORDER	DEFINITION
	WORD TYPE IV - MODIFIER/SPECIAL FIELD (CONT.)
ION	Meaning: Turn the Interrupt Enable flag on and allow the CPU to recognize standard device interrupts until the micro-order IOFF is executed. Modify the first and second bits (bits 6 and 5, figure 4-2) of the Address field two least significant bits according to bits 1 and 0 of the IR (i.e., IR bits 1 and 0 replace bits 6 and 5 in the Address field).
	Usage: An interrupt from any I/O device can be detected in two ways:
	 a. If a JTAB is executed and an interrupt is pending or the Run flip-flop is clear, execution is forced to location 6 in CM.
	b. A test for interrupt pending or Run flip-flop clear can be performed by the executing microprogram by having an HOI encoded in the Condition field of a word type III microinstruction. Or, a test for interrupt pending can be made by having NINT encoded in the Condition field. The micro-order ION allows interrupts to be recognized. However, interrupts are not generated by the interrupt system unless a STF 0 I/O control command has been executed. Refer to the discussion of the interrupt system in the HP 21MX E-Series Computer Reference Manual. Refer to section 7 for considerations for interrupt handling.
J74	Meaning: Modify the four least significant bits of the Address field (bits 8, 7, 6 and 5, figure 4-2) with bits 7 through 4 of the IR; i.e., IR bits 7 through 4 replace bits 8 through 5 in the microbranch Address field to determine the actual JMP or JSB address.
NOP	Meaning: No operation. This is the default operation if no other micro-order is specified in the Special field for word type IV. No modification is made to the JMP or JSB address.
RJ30	Meaning: Modify the four least significant bits of the Address field (bits 8, 7, 6 and 5, figure 4-2) with bits 3 through 0 of the IR and begin a READ operation of main memory; i.e., IR bits 3 through 0 replace bits 8 through 5 in the branch Address field to determine the actual JMP or JSB address. The READ operation is the same as described for the word type I OP field.
	Usage: Refer to the word type I OP field READ micro-order definition for M-register considerations.
RPT	Meaning: Repeat the next microinstruction for the number of times specified by the positive number in the least significant four bits of the (IR) counter. No modification to the microbranch Address field is made.
	Usage: Same as for the word type I and II Special field RPT micro-order.
STFL	Meaning: Set the CPU flag and then perform the JMP or JSB to the address specified in the Address field. No modification is made to the address.

ORDER DEFINITION

WORD TYPE IV - ADDRESS FIELD

A branch may be made to any address in CM. The entry for the microassembler format can be an octal, decimal, or computed address. Same as requirements for the Address field in word type III.

A decimal address (d) must be in the range 0 to 16383. An octal address (kB) must be in the range 0B to 37777B, where the "B" signifies octal. A computed address which is within the decimal or octal range must be in one of the following forms:

*+ d

+-d

LABEL + d

LABEL - d

*+kB

*-kB

LABEL + kB

LABEL - kB

LABEL

where:

* means "this address".

d means a decimal number.

k means an octal number (followed by B).

LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram.

Examples:

BRANCH	MODIFIER/ SPECIAL	(NO ENTRY)	(NO ENTRY)	ADDRESS *+ 11
JSB	IOFF			FETCH
JMP				

(Refer to the word type III Address field examples.)

Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using the RTE Microassembly language.

Section 5 TIMING CONSIDERATIONS

TIMING CONSIDERATIONS

SECTION

5

Certain details about computer timing must be considered for microprogramming applications so that you can:

- Intelligently and effectively make the most use of computer time when you execute your microprograms.
- Synchronize microinstructions properly for the operations that you wish to perform with your microprograms.

The information you need about the computer's timing to effectively microprogram can be categorized into four areas:

- Basic definitions of the time periods and an idea of the functions involved in timing.
- Conditions that can vary the speed of execution of your microprograms.
- How to estimate execution time for an individual microcycle and for an I/O cycle.
- How to determine the overall effect of combined timing factors on an executing microprogram.

This section will provide you with all the basic computer timing information that you will need for microprogramming. Section 7 provides additional information on considerations involved in combining micro-orders and microinstructions for synchronizing various operations. The subject of timing involves many aspects of computer operation but the discussions in this manual will be limited to timing only as it relates to your user microprogramming.

5-1. COMPUTER SECTIONS INVOLVED IN TIMING

There are three parts or "functions" of the computer that must be considered when microprogramming:

- The Control Processor and Arithmetic Logic section.
- The Main Memory section.
- The I/O section.


Each of these "functions" essentially operates asynchronously until they are required to communicate in order to perform a "unit" task such as a main memory read or write operation, or some I/O operation.

In normal operation, the Control Processor and Arithmetic Logic section can operate at the fastest rate of any of the functions in the computer. Main memory is the next slowest and the I/O section (understandably) requires the longest cycle time.

Some operations involving main memory take some additional time if certain accessories (DMS or DCPC) are installed. The timing factor for DMS will be discussed in this section but, for the microprogramming application, DCPC operation can only be estimated as taking a percentage of overall microprogram execution time. Section 13 provides some guidelines on calculations when considering DCPC. There is an internal main memory operation (refresh) that can be calculated by taking a percentage of overall microprogram execution time; this is also discussed in section 13. In the timing calculations in this section, these "unpredictable" factors (DCPC and memory refresh) will be considered transparent for user microprogramming applications.

5-2. REVIEW AND EXPANSION OF TIMING DEFINITIONS AND TERMS

Recall from the section 2 timing definitions that the Control Processor executes one microinstruction during one microcycle. The microcycle (also designated a T-period) is the time required to completely execute the microinstruction (which is composed of up to five micro-orders). In order to sequentially execute the micro-orders in the various fields of any particular microinstruction, it can be seen that another timing interval is needed. In figure 5-1 you will see that each microcycle is partitioned into a number of intervals designated P1 through P5 and also, for reasons which will be discussed shortly,



7115-13

Figure 5-1. Basic Timing Definitions

that intervals designated E1 through E3 also exist. Each E- or P-interval is always 35 nanoseconds long. One exception, which will be discussed shortly, is when a pause condition exists. A crystal-controlled (28.5 MHz) oscillator and timing circuits generate the 35-nanosecond intervals which are the basic "building blocks" for making up the microcycles.

Figure 5-1 also shows that any Input/Output (I/O) timing cycle is composed of five microcycles (T-periods T2 through T6). An I/O cycle is the time required to generate all the I/O signals necessary to execute any particular I/O instruction. All I/O signals and their respective generation times are described in the HP 21MX/21MX E-Series Computer I/O Interfacing Guide, part no. 02109-90006.

T-periods are initiated at the start of a P1 interval. Note in figure 5-1 that the length of a microcycle can vary. That is, a T-period can be either 175 nanoseconds long, or E-intervals can be inserted to extend the T-period to 280 nanoseconds. These variations and some other variable timing factors are discussed in the next paragraph.

5-3. TIMING VARIABLES

There are essentially three variable factors to consider in computer timing. They are the:

- Short or long microcycle.
- Pause.
- Timing freeze.

Each of these factors is discussed in the following paragraphs.

5-4. SHORT/LONG MICROCYCLES

As seen in figure 5-1, a short microcycle consists of five 35-nanosecond intervals that run in sequence from P1 through P5. The long microcycle consists of eight 35-nanosecond intervals that always run in the sequence P1, P2, P3, E1, E2, E3, P4, and P5. The Arithmetic/Logic section in the computer is designed to operate with a 175-nanosecond microcycle. There are three reasons for the Control Processor timing circuits to switch to long (eight 35-nanosecond intervals) microcycles:

- Certain I/O interfaces may not be able to accommodate a T-period of less than 196 nanoseconds during execution of an I/O instruction. Therefore, if an I/O operation is indicated, long microcycles are always generated from T3 through T5.
- The Memory Expansion Module (MEM), which is part of the DMS, is unable to gate data onto the S-bus fast enough when a 175-nanosecond microcycle is used. Therefore, if an MEU micro-order is in the S-bus field of a microinstruction, a long microcycle will be generated.
- The Microinstruction Register (MIR) is clocked at the beginning of each microcycle (P1) and the Control Memory Address Register (CMAR) is conditionally loaded at P3 of each microcycle. If a microbranch microinstruction is to be executed, only two P intervals, P4 and P5 (70 nanoseconds), would be left in a short microcycle to access control memory (CM) and reload the CMAR with the address of the new microinstruction then carry out the tasks normally associated with P4 and P5.

This would not be enough time to correctly reload the CMAR and access CM since CM has a worst-case access time of approximately 140 nanoseconds.* Therefore, if a microbranch is to be made, long microcycles are generated and the three extra 35-nanosecond times are added after P3 to allow enough time to complete the microbranch. A conditional microbranch microinstruction with the branch condition not met, will leave the Control Processor in the short microcycle mode.

Most microcycles will be short but a change to long microcycle timing could occur, based on prevailing conditions, during P3 of every microcycle. That is, the conditions that determine a switch to long microcycles are monitored at every P3. So, as could be expected, a great deal of microprogrammed condition testing, I/O, or DMS activity involving the S-bus will make the computer run slower.

5-5. PAUSE

As mentioned in a general way in paragraph 5-1, main memory and the Control Processor operate asynchronously until they must communicate (in a "handshaking" manner) to accomplish read or write operations. The "pause" in microcycle timing is used to interact with an asynchronous memory interface. This feature permits greater performance with existing systems and compatibility with various speed memories.

A pause operates in the following way. A read or write operation can be started with the appropriate micro-order in any microcycle. Memory is then engaged in completing the operation under its own timing (asynchronously). If the Control Processor, through another microinstruction, requests another memory operation while memory is completing the first (or another) task, a conflict in timing occurs. This possible conflict is monitored by the Control Processor at P3 of every microcycle before the Control Processor actually makes the request for the use of main memory. If a conflict is detected (i.e., there is an attempt to use memory while it is busy), the Control Processor will go into the pause state (suspend all timing clocks) until main memory is no longer busy.

A pause is accomplished by *effectively* having the timing circuits "latch-back" into P3 so that P3 is repeated for the appropriate number of times until the pending request can be processed. Pause time, therefore, will always be an integer multiple of 35 nanoseconds. At the end of the pause, the Control Processor timing will progress to either P4 or E1 (the long microcycle) depending upon the short/long microcycle conditions as discussed in paragraph 5-4.

When a memory operation has been started and memory is still busy, the conditions that can cause a pause in a microcycle are:

- An attempt to begin another read or write operation; that is, having a READ or WRTE in the OP field, or an RJ30 in the Special field of a microinstruction.
- An attempt to enable the T-register for storage from the S-bus (TAB in the Store field) or for reading the contents of the T-register onto the S-bus (TAB in the S-bus field; e.g., to obtain the results of a read operation).
- DCPC cycle in process or memory refresh operations but, as stated in paragraph 5-1, this will be transparent for microprogramming.

^{*}Base set CM access time is approximately 90 nanoseconds; Writeable Control Store (WCS) CM access is about 132 nanoseconds; and Firmware Accessory Board (FAB) CM access takes the longest time (approximately 140 nanoseconds).

Figure 5-2 shows four typical examples of microcycles with a pause. Figures 5-2A and 5-2B are both short microcycles. Figures 5-2C and 5-2D are examples of long microcycles. Given specific state information (memory cycle time, memory operation being performed, etc.), the length of the extended P3 interval can be determined. Figure 5-2 shows these typical length pauses under both read and write conditions. Paragraph 5-8 specifically covers these calculations.

5-6. FREEZE


The Control Processor and I/O section operate asynchronously until an I/O instruction begins execution and communication is needed. That is, although T-periods run sequentially from T2 through T6, and each T-period is initiated by P1 of any microcycle, I/O microinstructions must begin at the appropriate part of an I/O cycle. The freeze condition therefore suspends microinstruction execution (but continues T-period generation) until the "appropriate" T-period starts.

As far as microprogramming is concerned, a freeze exists to synchronize microinstruction execution with T2 or T6. Again it should be noted that DCPC activity and some memory operations may also cause freeze conditions, but these will not be considered here. For microprogramming purposes, the two factors causing a freeze condition are:

- An I/O operation is to be performed (an IOG micro-order in the Special field of a microinstruction).
 This will suspend all microinstruction execution until T2 starts. I/O type microinstructions can then be executed properly in the appropriate T-periods (i.e., during T3 through the end of T5).
- An interrupt acknowledge operation is to be performed (an IAK micro-order in the Special field of a microinstruction). This will suspend all microinstruction execution until T6 starts. During T6 the CIR is loaded and an IAK is generated.

The timing freeze can begin at the end of any microcycle. When I/O instructions are to be executed, long microcycles will always exist from T3 through T5 (as mentioned in paragraph 5-4).

In summary, it should be noted that the two freeze conditions mentioned above are mutually exclusive. Only one freeze can be initiated per microcycle, but a freeze condition may exist for several microcycles. In other words, if the Control Processor is not at the *beginning* of a T2 when an IOG micro-order is decoded, there will be a freeze until the start of the next T2; if the Control Processor is not at the *beginning* of a T6 when an IAK micro-order is decoded, there will be a freeze until the start of the next T6.



7115-14

Figure 5-2. Variable Microcycles with Pause Conditions

5-7. OVERALL TIMING

Figure 5-3 shows the sequence of timing events occurring in any given microcycle, which always starts at P1. The decision of whether or not to freeze is made at the end of the microcycle. The decision to pause or not to pause and whether or not to go to long microcycles is made in P3. It can be seen that if all three variable timing conditions are to be considered, the pause comes before the effect of long/short microcycles and a freeze will occur after the effect of either a pause or long/short microcycle.




Figure 5-3. Overall Microcycle Timing Flowchart

Freeze or pause conditions prevail whenever communication is required between the Control Processor and the I/O section or the Main Memory section. That is, a freeze occurs to synchronize the Control Processor with the I/O section (an IOG or IAK Special field micro-order decoded). A pause occurs to suspend Control Processor operations and wait for main memory if an attempt is made to use main memory while it is still busy. If you do not attempt to use main memory while it is busy (i.e., use a READ, WRTE, RJ30, or TAB micro-order in any microinstruction), you may continue Control Processor operation. In other words, you can continue to execute microinstructions between memory operations if the above-mentioned micro-orders are not executed.

Long microcycles prevail whenever additional time is required to complete a task in a microcycle, such as for I/O operations. Also, lono microcycles prevail whenever control memory branches are to be made.


Figure 5-4 may be used in conjunction with figure 5-3 as a quick reference for estimating the time taken to complete a microcycle. Detailed calculations for typical microinstruction and microprogram execution times are discussed in paragraph 5-8.

When one or both DCPC channels are busy, the Control Processor is effectively in a freeze condition. This is why DCPC operations are considered transparent to the microprogrammer. Careful analysis of the processes you wish to accomplish with microprogramming, with the timing factors kept in mind, will provide maximum performance gain.

5-8. TIMING CALCULATIONS

The flowchart illustrated in figure 5-5 can be used to calculate the execution time for individual microcycles and also for estimating overall microprogram execution time. The flowchart is to be read from left to right once for each microcycle. To estimate the execution time for a microroutine, repetitive cycles through the flowchart must be made, noting times and remembering conditions encountered during earlier microcycles.

All conditions that change timing (for user microprograms) during any microcycle are shown in figure 5-5 along with times (in nanoseconds) that should be summed while proceeding through the microcycle. Specific micro-orders determine timing changes. Therefore, all calculations described in this section are made by comparing micro-orders against the chart. The examples that follow consider events as they occur through a microcycle with increasing complexity of timing calculations.



7115-16

Figure 5-4. Consolidated Microcycle Estimating Flowchart

5-9. ARITHMETIC/LOGIC SECTION OPERATIONS


The fastest microcycle timing is found when microprogrammed operations deal with the Arithmetic/Logic section registers. For example, suppose the timing for the following portion of a microroutine is to be estimated:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
FIRST SECOND THIRD		STFL	CMPS CMPS INC	B A A	B A A	

Read figure 5-5 from left to right with the first microinstruction in mind. The total time for the first two intervals (P1 + P2) is 70 nanoseconds. The Special field in the first microinstruction does not contain an RJ30 and the OP field does not contain a READ or WRTE. Also, the S-bus field does not contain TAB. Thus, in following the timing line into P3, note that no pause condition exists.

Continuing in P3, since an I/O operation is not being performed, you will not be concerned about the T-period in existence. The answer here will follow the decision line labeled "unknown" and assume here no IOG in the Special field within the last three microinstructions. Also, a microbranch will not occur since there is no MEU in the S-bus field of this microinstruction and no JSB, JMP, or RTN micro-orders coded. With conditions as they are, the Control Processor timing circuits will not switch to a long microcycle. Following the timing line in figure 5-5 through the end of P3, time in this microcycle thus far is 105 nanoseconds. Intervals P4 through P5 are executed immediately making the total time for execution of the microinstruction labeled FIRST = 175 nanoseconds. Recall that it was assumed that no freeze conditions are in effect for this example, thus the timing line can be followed back to the beginning of P1.


Microinstructions SECOND and THIRD are executed in a similar manner (check the microroutine using the flowchart). The total time for this microroutine is 525 nanoseconds.



A PERCENTAGE OF

THE ESTIMATE AS


Figure 5-5. Detailed Microcycle Time Determination Flowchart



NOTES:


- 1. CONDITIONAL MICROBRANCHES NOT MET MAY BE DIFFICULT TO DETERMINE. ASSUME BRANCHES MET BASED ON YOUR APPLICATION.


 2. TO DETERMINE WHICH T-PERIOD IS PRESENT WHEN BEGINNING AN I/O CYCLE TREAT
- RANDOM.



- PAUSE DETERMINATION -

LY. IF PAUSE, 35NS + PAUSE TIME + ANY DMS TIME -----





SEE FIGU TO DETE

5-10. CONTROL MEMORY BRANCHES

The switch to long microcycles is made in P3 when any of the three conditions shown in figure 5-5 can be answered affirmatively. For example, consider a control memory branch condition shown in the following portion of a microroutine. In this example the microcycle times are included in the right-hand column.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS	
*						TIME (NS) (IF BRANCH MET	O (IF NOT MET)
						. ==	475
START ONE TWO	JSB	CNDX	ADD L15 INC	L 53	S3 CLEAR L	175 280	175 175 175
THREE CLEAR	RTN IMM	CLFL RTN	CMHI	A	53 377B	280	280
						735 NS	805 NS
			:				
			(ETC.)			

By using figure 5-5 and checking the microroutine, it can be seen that the JSB and RTN micro-orders in the microinstructions labeled ONE, THREE, and CLEAR can cause long microcycles.

5-11. I/O OPERATIONS

Suppose the T-period is T4 and the Control Processor has just placed the first microinstruction of your microroutine in the MIR. Suppose further that part of the microroutine is as follows (note the time column):

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS	Compu
*			:			TIME (NS)	Museu
* * *			PENDED E		S4 DN UNTIL T2) DNTINUES)	T4 175 T5 175 T6 175 T2 175 T3 280 T4 280	
		NUF	INC	S5 S8	101 S3	T5 280 T6 175 T2	
			ETC.)			

The microinstruction at label XXX includes micro-orders in the S-bus and Store fields as well as the IOG micro-order in the Special field. As P1 and P2 occur, the S-bus and Store field micro-orders will be executed but the effect of the IOG in the Special field is not felt until the end of the microcycle. Also, (in following the timing line in figure 5-5) note that the freeze condition is not in effect until the microinstruction labeled XXX completes execution. At the end of the microcycle, the IOG micro-order causes all microinstruction execution to be suspended until T2 completes. The total waiting time in the freeze condition in this case is 525 nanoseconds. Note that with a freeze condition present, T-periods will be short microcycles until synchronization occurs. Time T3 starts the I/O cycle and each microinstruction is executed in the appropriate long microcycle (T-period). If T6 is short (as shown in the example), the total time for the I/O cycle will be 1.120 microseconds. If T6 had been long (e.g., a RTN coded), the total time for the I/O cycle would be 1.225 microseconds. This example microroutine is used only to illustrate the freeze until T2 starts. Section 7 provides appropriate microprogramming considerations. An IAK micro-order in the Special field can cause a freeze until the start of T6. That is, (follow the timing line in figure 5-5) at the end of the microcycle where an IAK Special field micro-order has been included in the microinstruction just executed, a freeze will occur until the end of T6. During the T6 period microcycle, the appropriate functions for the IAK micro-order will be executed.

5-12. MAIN MEMORY OPERATIONS

Typical main memory cycle times for reading and writing differ. Therefore, calculations for read and write operations are discussed separately. The example read and write times are for an HP 2102B Memory.

5-13. READING FROM MEMORY. First consider a read from main memory with a TAB micro-order in the S-bus field two microinstructions after the microinstruction containing the READ micro-order. In the example microroutine below, assume no memory operation is in progress as the microroutine begins at label START (assume you do not have the DMS installed. The letters shown in the timing comments are keyed to the text explanation that follows this microroutine.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
*				54	D	TIME (NS)
START FIRST SECOND THIRD DATA END	READ	RTN	PASS PASS INC DEC PASS	S1 DSPL PNM X S2 IRCM	P S11 P X TAB S2	175 175 175 B ≥560 C 210 D 280 E

Using figure 5-5 note that START executes in 175 nanoseconds. In FIRST (using figure 5-5), note that although there is a READ in the OP field of this microinstruction (which begins a memory operation) there is not a memory operation *already* in progress; thus, FIRST also executes in 175 nanoseconds. Point A shows where the main memory read cycle timing starts (the request for memory is made at the end of the microcycle). No delays occur for execution of the microinstructions labeled SECOND and THIRD; they each execute in 175 nanoseconds as shown at point B, while main memory is still busy executing the read request. (Note that these two microinstructions do not contain micro-orders that would cause a freeze.)

Now the microinstruction labeled DATA begins to execute. Figure 5-5 shows that if there is a TAB in the S-bus field while memory is busy, there will be a pause time added to the microcycle. Figure 5-6 can be used to calculate the time as follows. At the first decision point in the flowchart, no READ, or WRTE, or RJ30 micro-order is encoded in *this* microinstruction. Entry is made at step I (figure 5-6 because there is a TAB micro-order encoded in the S-bus of the microinstruction under consideration.

In step I add the execution times for microinstructions labeled SECOND and THIRD which = 350 nanoseconds (point B). In step II the result = 525 nanoseconds. Since the last operation (in the microinstruction labeled FIRST) was a READ, the flowchart in figure 5-6 directs you to step III which when completed provides pause time = 35 nanoseconds in this case. Returning to figure 5-5, the result through P3 = 4 x 35 nanoseconds = 140 nanoseconds. Since microinstruction DATA will be short, P4 and P5 are entered immediately with a resulting total time for this microinstruction = 210 nanoseconds (point D). Microinstruction END will be long (point E) because of the CM branch. You may look at the partial microroutine just illustrated and consider that you can simply subtract the time for all microinstructions executed (before the microinstruction labeled DATA but after the one labeled FIRST) from the memory cycle time and in this case obtain 210 nanoseconds; however, this procedure will not always yield correct results. The next microprogram example illustrates why this is so.

5-14. WRITING TO MEMORY. Consider a write operation to main memory using the following microroutine. For this example, assume the DMS is installed. Also, consider conditions for the microbranch (in microinstruction CHECK) not met and no memory operation in progress as entry is made. Again note that the microroutine in these examples is used only to show timing relationships. Consult section 7 for microprogramming considerations in write operations.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
•						TIME (NS)
ENTER WRITE CHECK GO	WRTE JMP READ	MPCK CNDX RTN	INC PASS ALZ INC	X TAB RJS PNM	X X *+2 P	175 → A 175 → C 175 → C 560 → E ≥630 (SEE TEXT)




Figure 5-6. Detailed Pause Time Calculation Flowchart (Using an HP 2102B Memory as an Example)

Microinstructions labeled ENTER and WRITE (point A) both execute in 175 nanoseconds each and the main memory write cycle timing begins at point B. Microinstruction CHECK executes in 175 ns (point C) since branch conditions are not met, then a read from main memory is next attempted. Using the flowcharts in figures 5-5 and 5-6 it can be seen that the calculation for the time shown at point E is made for microinstruction GO as shown below. (The write time at point D is 630 nanoseconds because of the DMS factor.)

105 nanoseconds	time for P1,P2,P3 (from figure 5-5)
245 nanoseconds	add pause time (calculated in figure 5-6)
35 nanoseconds	add for DMS
105 nanoseconds	add for E1,E2,E3 (RTN in SPCL field)
70 nanoseconds	add for P4,P5
560 nanoseconds	total time spent in microinstruction GO.

5-15. SUMMARY

Table 5-1 is a summary of some times used in this section that may be helpful if you are making execution time estimates. With the information presented in this section you should now be able to verify that the following microroutine executes in the noted time. Assume no memory cycle in progress as the microroutine is entered and no DMS activity occurring:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
•			:			TIME (NS)
START	READ ENVE READ IMM	CLFL	PASS PASS ADD PASS CMLO ADD	M L S3 M L	S1 S2 TAB S3 374B S3	175 175 385 175 175 175
	ENVE RTN RTN	CNDX SOV	ADD OVFL (ETC.)	S3	TAB	210 280/175 280

If no overflow, the total time is 1.750 microseconds. If an overflow, the total time is: 1.925 microseconds.

Table 5-1. Summary of Timing Factors

ITEM		TIME
P period	35	nanoseconds
P4 plus P5	70	nanoseconds
E1 through E3	105	nanoseconds
Short microcycle	175	nanoseconds
Long microcycle	280	nanoseconds
Typical main memory read cycle	560	nanoseconds
Typical main memory write cycle	595	nanoseconds
DMS factor (WRTE)	35	nanoseconds
DMS factor (READ)	70	nanoseconds

Section 6 MAPPING TO THE USER'S MICROPROGRAMMING AREA

MAPPING TO THE USER'S MICROPROGRAMMING AREA

SECTION

6

In order to have operational flexibility using your HP 21MX E-Series Computer microprogramming facilities you must have an understanding of the methods used to branch from main memory to control memory and then back to your program in main memory when your microprogrammed operation is complete. This section provides information that will enable you to:

- Understand the control memory mapping scheme.
- Link to the user's microprogramming area from your Assembly language (or FORTRAN) program.
- Pass parameters to your microprogram.
- Understand control memory branch address modification (using some of the available microorders).
- Return from control memory (making a "normal" exit).
- Pass parameters back to your main memory program.

For this discussion on mapping it will be assumed that your microprograms have already been prepared (using the microassembler and probably the Microdebug Editor) and placed in some facility of control memory (e.g., WCS, FAB, or UCS). Section 8 describes how to assign starting addresses to your microprograms. Various microassembler pseudo-microinstructions, which also exist and are capable of modifying control memory addresses while preparing microprograms, are described in section 8. Section 7 provides information on how to check for and handle interrupts when you are in your microprograms.

Part III in this manual describes methods used to get microprograms into control memory. The methods include creating and installing permanent microprograms and using the "dynamic" microprogramming method (the WCS facility). By using WCS and the WCS related microprogramming support software (DVR36, WLOAD, and the Microdebug Editor), microprograms can be loaded into control memory (WCS) and swapped (or overlayed) with other microprograms.

As is obvious from the above discussion, the information related to passing control in your program from main memory to control memory and back is considerably interrelated. It is important that the concepts of main memory/control memory links be firmly established first. Then, with an understanding of the mapping, parameter passing, and branching techniques described in this section; the interrupt handling and control memory address assignment methods described in sections 7 and 8; and the microprogramming support software used to control WCS; you will have complete microprogram address manipulation and transfer capability.

6-1. CONTROL MEMORY MAPPING METHOD

As mentioned in section 2, the Control Processor is always in control of the computer and the base set microroutines cause the read operations to occur for all instructions (and data) from main memory. In this manner, all 16-bit instructions are placed in the Instruction Register (IR) and decoded. (Data can be considered as "parameters" which can be loaded into the desired and appropriate registers by your microprogram to later perform certain operations; parameter passing will be discussed later in this section). For instructions, the process of decoding the Instruction Register bits determines which control memory address (which microprogram) is called by the instruction received from main memory. The decoding process (mapping method) discussion in this paragraph is at the level you will need for "normal" user microprogramming and the instruction codes you may use to map to particular control memory entry points are defined. If you are planning an extensive microprogramming effort, however, you may be interested in the details of the mapping process contained in appendix C.

6-2. SOFTWARE ENTRY POINTS

Recall that the control memory map in figure 2-3 shows all modules of control memory, their module boundary addresses, and whether or not the module has available "software entry points". The software entry points are the bit patterns which, when placed in the Instruction Register (from your main memory program), will cause the Control Memory Address Register to be finally loaded (through mapping) with a desired control memory module *entry* address. If you again examine figure 2-3 you will see that 25 modules of control memory have such software entry points.

The hardware/firmware combination in the Control Processor is the facility that imposes restrictions on control memory software entry points. By using the proper instruction codes you may (with discretion) map to any *obtainable* location. However, as mentioned in section 2, certain areas of control memory may be used for HP microprograms and/or microprogrammed computer enhancements. Thus, the use of descretion in accessing control memory. It is recommended that you restrict your use of the software entry point instruction codes to those set aside for entrance into the user's microprogramming area. The instruction codes for most software entry points (excluding modules 0 and 1 of the base set) will be defined shortly and the instruction codes for entrance into the user's area (the primary concern of this section) will be identified.

Once in a control memory module, you may have microinstructions that branch to any control memory location. Again, the use of discretion is implied since the areas shown in figure 2-3 reserved for HP microprograms and/or microprogrammed accessories may be filled with microprograms. But you could, for example, branch and use a microroutine of the base set then return to your own microprogram if you prepare your microprogram correctly.

6-3. THE USER INSTRUCTION GROUP

For the purposes of mapping to the "user" areas, the HP 21MX E-Series Computer base set has a reserved block of binary codes called the User Instruction Group (UIG). These codes (UIG instructions) permit you to link Assembly language routines to your microprograms. The key to the UIG is the upper byte (most significant bits) of the calling code which must have the format:

105xxx (bit 11 of the IR = 1)

or:

101xxx (bit 11 of the IR = 0).

where:

xxx equals values to be defined in the following paragraphs.

Control memory module selection is determined by the value of bits 8 through 4 in the Instruction Register (still part of the coded UIG instruction). In general, a secondary index (composed of bits 3 through 0) directly determines which address in the first 16 locations of the selected module will be used for entry.

Bit 11 in the third octal digit (105xxx or 101xxx) of the UIG instruction in the IR can be used as an indicator (for your microprograms) by micro-orders which test the Instruction Register data. For example, the Store field and S-bus field micro-order CAB tests IR bit 11 to select either the A- or B-register.

The value of bits 8 through 4 of the UIG instruction in the IR is not directly translatable into a control memory module number but these bits help determine the address of branches in the control memory base set Primary Mapping Table, which in turn direct a branch to the desired module.

6-4. HP RESERVED UIG CODES. As mentioned in paragraph 6-2, 25 modules of control memory have software entry points assigned, but modules 0 and 1 of the base set must be disregarded in this discussion since codes for access to those modules do not fall within the UIG. All modules of control memory that are accessible through the UIG instructions are shown in table 6-1. This table is arranged in UIG instruction (binary code) order. The modules these codes map to are shown along with the control memory entry addresses.

As can be seen from table 6-1, all modules below module 46 accessible with UIG instructions have been reserved for HP use and are not recommended for normal user microprogramming. Also, as noted in the table, modules 2, 3, 32, and 39 have a mapping situation that is slightly different than the one used for modules with a single UIG module selection code (one combination of bits 8 through 4). This multiple entry point mapping is used only for modules reserved for HP use (base set or HP accessories) and it will not be discussed in this manual. The module selection codes (bits 8 through 4) briefly mentioned in paragraph 6-3 are further discussed in appendix C. Refer to the appendix if you require more information about the module selection codes or the HP reserved area.

To avoid access to the HP reserved area do not use the following UIG instruction (binary codes) for main memory to control memory linking:

105000 through 105137

or

Table 6-1. Control Memory User Instruction Group Software Entry Point Assignments

RANGE OF UIG INSTRUCTION (MAIN MEMORY) VALUES USED (OCTAL)	MODULE MAPPED TO	CONTROL MEMORY ENTRY POINTS (RANGE OF ADDRESSES) (OCTAL) (NOTE 3)	USE
105000-105137	3	01,,,,, (NOTE	
105140-105157	60	01xxx (NOTE 1)	Floating Point
105160-105177	62	36000-36017	User area
101 (or 105) 200-217	34	37000-37017 21000-21017	User area
101 (or 105) 220-237	35	21400-21417	FFP
101 (or 105) 240-257	36		FFP
101 (or 105) 260-277	37	22000-22017	HP Reserved
101 (or 105) 300-317	38	22400-22417	HP Reserved
101 (or 105) 320-337	40	23000-23017	HP Reserved
101 (or 105) 340-357	44	24000-24017	HP Reserved
101 (or 105) 360-377	45	26000-26017	HP Reserved
101 (or 105) 400-437	39	26400-26417	HP Reserved
101 (or 105) 440-457	46	23420 (NOTE 2) 27000-27017	HP Reserved
101 (or 105) 460-477	39	1	User area
101 (or 105) 500-517	47	23400 (NOTE 2)	HP Reserved
101 (or 105) 520-537	48	27400-27417	User area
		30000-30017	User area
101 (or 105) 540-557	49	30400-30417	User area
101 (or 105) 560-577	50	31000-31017	User area
101 (or 105) 600-617	56	34000-34017	User area
101 (or 105) 620-637	57	34400-34417	User area
101 (or 105) 640-657	58	35000-35017	User area
101 (or 105) 660-677	59	35400-35417	User area
101 (or 105) 700-737	32	20xxx (NOTE 1)	DMS
101 (or 105) 740-777	2	01xxx (NOTE 1)	EIG

NOTES:

- 1. xxx signifies last three digits for the entry address. See appendix C for details.
- 2. 101 (or 105) 400-417 and 101 (or 105) 420-437 all map to CM address 23420, 101 (or 105) 460-477 start mapping at CM address 23400. See appendix C.
- 3. All modules except 2, 3, 32, and 39 have 16 entry points. See appendix C.

6-5. USER AREA UIG CODES. Modules 46 through 63 comprise the primary user's microprogramming area. (Modules 4 through 31 are also addressable once in control memory.) The modules in the user's area that have UIG module selection codes assigned are designated as user area modules in table 6-1. As apparent from the table, 11 of the 18 modules in the range 46 through 63 are directly accessible. Entry to other control memory modules will require an extra branch after reaching control memory.

As can also be seen in table 6-1, each module has 16 possible control memory software entry points provided by the UIG instruction secondary index (UIG instruction bit 3 through 0 combination). The secondary index directly determines which control memory address (of the first 16 locations in the selected module) will be loaded into the Control Memory Address Register. The ranges of values for UIG instructions you should use to access the respective control memory addresses are summarized below. Since each module may be entered at 16 different locations, 176 direct entry points into the recommended user's microprogramming area are available.

Summary of UIG instructions (binary codes) you can use:

105140 through 105177
and

101 or 105 $\begin{cases}
440 \text{ through } 457 \\
500 \text{ through } 677
\end{cases}$



6-6. USER'S AREA MAPPING EXAMPLE

A typical example of mapping to the user's microprogramming area through the base set using a recommended UIG instruction is discussed below. Information about the proper procedure to use in main memory and for returning to main memory is also included. The depth of the discussion should be sufficient for your normal microprogramming needs.

6-7. MAIN MEMORY/CONTROL MEMORY LINKAGE. Suppose that your main memory program has a UIG instruction 105602 (octal) written into a particular location designated "I". The UIG instruction may or may not have address pointers and/or operands in main memory locations I + 1, I + 2, etc. For example:

MAIN	MEMORY
Location	Contents
1	105602
I + 1	•
I + 2	•
:	:
•	•

During execution, UIG instruction 105602 maps to control memory location 34002 as follows. The base set Fetch microroutine completes the read and IR store operation (as described in paragraph 2-16) for your 105602 UIG instruction and begins the mapping procedure by executing these microinstructions:

CONTROL MEMORY
(Fetch Microinstructions, start at CM location 00000)

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			:			
FETCH	READ	FTCH JTAB	PASS INC	I RCM PNM	TAB P	IR = 105602, L = 0 M = I + 1, P = I + 2

I F---8

The JTAB micro-order indexes the upper eight bits of the 105602 UIG instruction (in the IR) through the Control Processor Jump Tables to the following microinstruction in the base set's microroutines:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
MAC1	JMP	J74	: :		MACTABL1	BEGIN MAPPING TO USER AREA

As can be seen from this example, this microinstruction branches to the control memory address at label "MACTABL1" (still in the base set) but the J74 Special field micro-order indexes the branch, making a branch address modification, by replacing bits in this microinstruction branch address field with bits from the Instruction Register (refer to table 4-1 for the explanation of J74). This index actually serves as the UIG module selection code, described in paragraphs 6-3 and 6-4, and causes entry at a particular address in the base set's Primary Mapping Table. At the indicated address in the Primary Mapping Table, another control memory branch is directed. This branch is made to the desired module (in this case CM address 34000) by the appropriate microinstruction as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND STR	S-BUS/ ADDRESS	COMMENTS
MACTABL1	JMP		:	23420B	
	JMP	RJ30	· · ·	34000B	COMPLETE MAPPING TO USER AREA

Note that the branch to control memory address 34000 is modified by an RJ30 Special field microorder. The RJ30 implements the secondary index and causes the Control Memory Address Register to be loaded with the final module entry point address (one of the first 16 locations). In this case, since the UIG instruction is 105602, the microinstruction's branch address field bits are replaced with the Instruction Register bits that will cause entry to be made at control memory address 34002. (Refer to table 4-1 for the explanation of RJ30). The RJ30 micro-order simultaneously starts a read operation from main memory location I + 1. (See the Fetch microroutine previously described.)

Upon reaching the user microprogramming area (at address 34002) the following situation exists:

IR = 105602,

L = 0, (FTCH cleared the L-register)

P = I + 2,

M = I + 1, and a READ of main memory location I + 1 is in progress.

Microinstructions at your control memory entry points should usually have been previously prepared to cause an additional branch to the control memory address where the desired microroutine begins. Typically the first 16 locations in a user module are set up with unconditional branches (word type IV) to the actual microroutines as follows (module 56 used in this example):

LOCATION	LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
34000 34001 34002 34003		JMP JMP JMP JMP		•		INSTOOMC INSTOOMC INSTOOMC INSTOOMC	ENTRY POINT 1 ENTRY POINT 2 ENTRY POINT 3 ENTRY POINT 4
34007 34010		JMP JMP				INSTO7MC INSTO8MC	ENTRY POINT 8 ENTRY POINT 9
34017 34020	INSTO2MC	JMP		:	S 3	INST15MC TAB	ENTRY POINT 16 BEGIN MICROROUTINES
		READ	RTN	Inc	PNM	Р	EXIT

In this example the microinstruction at the entry address causes a branch to control memory location 34020 where the actual microroutine begins.

The TAB micro-order (location 34020) is used to obtain the results of the RJ30 initiated main memory read operation that occurred while in the base set Primary Mapping Table. In this example the data is stored in S3. This data could be a parameter address passed from your main memory program. The data obtained by this RJ30 initiated read operation must be taken from the T-register while at the first microinstruction in your microroutine, or at the latest, during execution of the next microinstruction (refer to table 4-1 for the explanation of a READ micro-order). If desired, the results of the RJ30 initiated read operation may be ignored.

6-8. ASSEMBLER PROCEDURE. An Assembly language procedure for invoking a microprogram and passing parameters is discussed below. Paragraph 6-11 provides some additional information. The basic concepts of invoking microprograms and passing parameters should be evident from the information presented here.

Basically, the microprogram is invoked and parameters are passed using an Assembly language procedure such as follows:

```
ASMB,L
       NAM TEST,7
       ENT
            TEST, MACRO
       EXT
            ISC,NMBR,IBUF
TEST
       NOP
MACRO OCT 105603
                     MICROPROGRAM OP CODE
       DEF
            *+4
                     RETURN ADDRESS, ALSO FTN COMPATIBILITY
       DEF
           ISC(,I)
                     SELECT CODE
      DEF
           NMBR(,I)
                     DATA COUNT
      DEF
           IBUF(,I)
                     DATA BUFFER
      JMP
           TEST,I
      END
```

As can be seen from the above, a UIG instruction (as described in preceding paragraphs) appears in an OCT statement. This is used at the point in the Assembly language source program where the branch is to occur. The value to be inserted should be OCT 101xxx (or 105xxx) (where xxx is in the range shown in table 6-1) to properly map to the desired control memory module address. If parameters are to be passed, they are usually defined as constants (via DEF or OCT statements) immediately following the OCT statement as seen in the example above. The microprogram procedures for accessing parameters are presented in the following paragraph.

6-9. PARAMETER PASSING. The following two examples of microprograms show how to access parameters in main memory and resolve indirect main memory references. The initialization portion of each microprogram (microassembler control commands and pseudo-instructions) will be described in later sections. The primary thing you should observe in these examples is the method used to handle parameters. Pay particular attention to the P- and M-register adjustments. Remarks and explanatory notes are included in the microprograms. Note that any line beginning with an asterisk is a comment. The interrupt handling methods shown in these microprograms will be described in section 7.

EXAMPLE 1: ACCESSING A PARAMETER LIST FROM A MICROPROGRAM

PAGE 0002 RTE MICRO-ASSEMBLER REV.A 760805

```
0001
                        MICMXE .L
                                                                 21MX E-SERIES
                         SCODE=MPOBJ.REPLACE
                                                                 OBJECT TO DISC
0005
                                                                 USER WRITTEN
0003
                         INDIRECT EQU 343558
0004
                                                                 INDIRECT
0005
                                                                 MICROPROGRAM
0006
                                                                 (SEE EXAMPLE 2)
                                                                 105603 => 34003
                                  ORG
0007
                                       34003B
                                                                 SAVE ENTRY
0008 34003 327 001407
                                  JMP
                                                       INST03MC
0009
                                                                   POINTS
0010
                         * THIS MICROPROGRAM IS AN EXAMPLE OF HOW TO
                         * RETRIEVE MAIN MEMORY PARAMETERS AND ADDRESSES
0011
0012
0013
                          A USER WRITTEN MICROSUBROUTINE (SEE EXAMPLE 2)
                          WILL BE USED TO RESOLVE INDIRECT ADDRESSES
0014
0015
0016
                          INITIALIZE THE CNTR
0017
                             THE USER WRITTEN INDIRECT MICROPROGRAM (EXAMPLE 2) +
0018
                             IF INTERRUPTED. USES THE CNTR TO ADJUST P (I.E.
0019
                             SET P TO MAIN MEMORY ADDRESS + 1 OF THE
0020
                             MICROPROGRAM OF CODE)
1500
                                  ORG 34030B
0022 34030 343 176547
                         INSTO3MC IMM
                                            LOW CNTR 3778
                                                                 CNTR = -1
0023
0024
                          GET PARAMETERS:
                             SELECT CODE. DATA COUNT. BUFFER ADDRESS
0025
0026 34031
                                                      Р
                                  READ DONT INC PNM
            227 174725
                                                                 GET SELECT CODE
0027 34032
            307 016647
                                  JSB
                                                       INDIRECT
                                                                 RESOLVE ADDR
0028 34033
            010 000507
                                                       TAB
                                                                 L = SELECT CODE
0029
0030 34034
            227 174725
                                  READ DONT INC PNM
                                                                 GET DATA COUNT
0031 34035
            307 016647
                                  JSB
                                                       INDIRECT
                                                                 RESOLVE ADDR
0032 34036
            353 007123
                                  IMM
                                       L4
                                            CMLO 53
                                                       3038
                                                                 (SEE NOTE 1)
0033 34037
            010 001147
                                                                 S4 = DATA COUNT
                                                       TAB
                                                 54
0034
            227 174725
0035 34040
                                  READ DONT INC
                                                 PNM
                                                       Ρ
                                                                 GET BUFFER ADDR
0036 34041
            010 145107
                                                                 (SEE NOTE 1)
                                            IOP
                                                 S3
                                                       53
0037 34042
            307 016647
                                  JSR
                                                       INDIRECT
                                                                 RESOLVE ADDR
0038 34043
           010 033207
                                                 S5
                                                                 S5 = BUFFER ADDR
0039
0040
                          NOTE 1. ONE NON-FREEZABLE MICROINSTRUCTION MAY
0041
                                   PRECEDE AND/OP FOLLOW THE JSB INDIRECT'S
0042
0043 34044 227 174700
                                  READ RIN INC PNM P
                                                                 START FETCH FOR
0044
                                                                 NEXT MAIN MEMORY
0045
                                                                 INSTRUCTION
0046
                                  END
```

END OF PASS 2: NO ERRORS

EXAMPLE 2: RESOLVING INDIRECT MAIN MEMORY REFERENCES

PAGE 0002 RTE MICRO-ASSEMBLER REV.A 760805

0001											
0005				MICMXE.							
0003				\$CODE-1	L						
0003				\$CODE=I	ирова	PEPL.	ACE			21MX E-SERIES	
0005				# **	EQU	6				ORAFCI TO DIEC	
0005				\$						BASE SET HALT	
0005										OR-INTERRUPT	
					ORG	3435	55B			MICROROUTINE	
000g										SOTINE	
0009				" IMIS I	SAN	EXAMP	IF OF				
0010				" IHAT R	ESOLV	ES IN	DIREC	# US	PER WRITTE	N MICROSUBROUTINE REFERENCES	
0011				w			J IN EC	I MAI	N WEMORY	REFERENCES	
0015				* FACH I	NDIRE	CTIE	VEL -				
0013				<pre>* CYCLE</pre>	_	٠. ي	AET H	FOULB	ES AN ADD	ITIONAL MEMORY	
0014				~ · L.19	PT 1 .						
0015				* THE	CALLT	NG DD	000.				
0015				* (SEE	FXAM	יאק טיי	UGRAM	MUST	HAVE INI	TIALIZED THE CNTR	
0016				* INTE	PRUPTI	יוב ! דר !	, SO .	THAT	THIS MICR	TIALIZED THE CNTR OSUBROUTINE, IF	
0017				* MAIN	MEMO	-D 4 W	TEF C	PREC	TLY ADJUS	OSUBROUTINE. IF T P (I.E SET P TO	
0019				* CODE	BFF4	JDE "	7466	+_1	OF THE MI	T P (I.E SET P TO CROPPOGRAM OP	
0019				* HALT-	-09-TA	TEDO.	IMP I M	s to i	HORI. THE	BASE SET	
				* CODE) BEFORE JUMPING TO HORI. THE BASE SET * HALT-OR-INTERRUPT MICROROUTINE							
0051				* AT EXIT.							
0055				* THE FINAL (DIRECT) MAIN MEMORY ADDRESS WILL HAVE							
0023				יי וחבו	INAL	(DIRE	ECT) N	MIAN	MEMORY AD	DRESS WILL HAVE	
				- BEEN	DETE	4 to 1 10 E i	U• ANI	AR	EAD OF TH	E FINAL ADDRESS	
0024				* WILL	BE I	N PRO	GRESS			- · · · · · · · · · · · · · · · · · · ·	
0025				4							
0026				* FOR THE	FIR	ST TH	PEE TI	NDIRE	CT LEVELS	• INTERRUPTS	
0027				# ARE NO	T CHE	CKED					
0028				4						•	
0029				* AFTER	THE TH	HIRD.	OR A	vY SU	CCESSIVE.	INDIRECT LEVEL	
0030				# INTERRU	JPTS A	ARE CH	HECKEI	FOR	AND SERV	TOFO	
0031				4		,			, JI. 17	. 0.20	
0032 3	4355	230	000647	INDIRECT	READ			М	TAB	INDIRECT ?	
0033 3			140002			CMDX	AL 15		. 70	NO • RIN	
0034	. • • •	5.71		4		01.DX	-L17			1477.4.1.114	
0035 3	4357	230	000647		READ			м	TAB	INDIRECT ?	
0035 3	-		140002			CNDA	AL15		100	NO. RIN	
0035 3	7300	301	14000		11.114	CHUX	AL ID	NO3		. AC. A 1. 1 1.1.	
0038 3	4361	230	000643	NEXT	READ	TON		М	TAR	ION. INDIRECT ?	
0039 3			140002	14C A I	RTN		AL15		1.50	NO. RTN	
0040 3			157042		JMP	CNDX		RJS	NEXT	INTERRUPT OR	
0040 3	-	_	057042		JMP		NSNG.		NEXT	INSTR STEP?	
0041 3	7304	336	031046	8	JMF	CINDX	0101010	403	MCVI	NO. NEXT ADDR	
0042	4345	010	026507	•					CNTR	YES. ADJUST P	
0043 3			000307		JMP			L	HORI	EXIT TO HORI	
0044 3	- 360	360	000307		END				HURI	CVII IO DOKI	
0047					LND						

END OF PASS 2: NO ERRORS

Parameters may be passed back to your main memory programs by writing the values (loaded into the T-register) into the desired locations (address loaded into the M-register) since you have direct control of the registers while you are executing microinstructions in control memory.

6-10. CONTROL MEMORY/MAIN MEMORY LINKAGE. It is the microprogrammers responsibility to have stored and/or adjusted the values in the P, M, and other applicable registers (using the appropriate micro-orders) when entering a microprogram so that the respective registers may be restored with the desired values before returning control to main memory. When preparing to exit a microprogram and return to the base set Fetch microroutine, the following must be accomplished to properly interface with the next main memory instruction. Assume that a main memory location designated "J" contains the next instruction. Upon microprogram completion you must ensure:

```
P = J + 1
```

M = J, and a read operation of location J starts within three microinstructions before microprogram exit.

Note that the last example in paragraph 6-7 and the last part of microprogram EXAMPLE 1, both end in the manner stated above.

6-11. SOME MAIN MEMORY PROGRAM PROCEDURES

Information on another Assembly language instruction and a FORTRAN procedure that can be used to invoke microprograms is included in the following paragraphs. Further information on Assembly language procedures can be found in the *RTE Assembler Reference Manual*, part no. 92060-90005. Examples of FORTRAN procedures are included in parts III and IV of this manual. Also refer to the *FORTRAN Language Manual*, part no. 5951-1321. For information on other languages, refer to the appropriate manuals as shown in the documentation map in the preface of this manual.

6-12. THE MIC PSEUDO-INSTRUCTION

An Assembly language program can also call a microprogram with a mnemonic code which has been assigned earlier in the program. That is, with a MIC pseudo-instruction, you can define a source language instruction which passes control and a series of parameter *addresses* to a microprogram. In this use of the MIC instruction, a UIG instruction (binary code) is assigned to a mnemonic so that whenever the mnemonic appears, the code is written into that location in the assembled program. The number of parameters is also specified in the following format for the MIC pseudo-instruction:

MIC opcode, fcode, pnum comments

where:

opcode = any three-character alphabetic mnemonic

fcode = a UIG instruction (octal) from table 6-1

pnum = the number of associated parameter addresses (zero to seven) (may be an expression which generates an absolute result).

NOTE

All three operands (*opcode*, *fcode*, and *pnum*) must be supplied in the MIC pseudo-instruction in order for the specified instruction to be defined. If *pnum* is zero, it must be expressly declared as such (*not* omitted).

This Assembly language pseudo-instruction provides you with the ability to define your UIG instructions with mnemonics, but the MIC declaration must appear before the three-character alphabetic mnemonic is used. When the "newly" assigned user-defined instruction is used later in your Assembly language source program, the specified number of parameter addresses (pnum) are supplied in the operand field separated from one another by spaces. These parameter addresses can be any address-able values, relocatable and/or indirect. If it is desired to pass additional parameters to a microprogram beyond those pointed to by the user-defined instruction, they must be defined as constants (via OCT or DEF statements) immediately following each use of the user-defined instruction.

6-13. PARAMETER ASSIGNMENT EXAMPLE. Assume that a total of three parameters are to be passed to a microprogram. Suppose the values of the first two parameters are in main memory locations designated ISC and NMBR and that the value for the third parameter is in a memory location pointed to by IBUF. A UIG instruction for your microprogram could be 105602. In this case the Assembly language source language statement would be written:

MIC MIO,105602B,3

After this above statement in the source, you may use the MIO statement in your source program whenever it is necessary to pass control to a particular microprogram with the entry point at control memory address 34002 by using the following:

MIO ISC NMBR IBUF,I

An example of a short but complete Assembly language program illustrating some of the procedures outlined thus far appears in the next paragraph.

6-14. **EXAMPLE MIC PSEUDO-INSTRUCTION USE.** The Assembly language use principles are summarized in the following example. Note that the two MIC instructions are declared first. One has no parameter addresses to pass, the other has four. SRT could be a sort microroutine and MIO a microprogrammed I/O operation. In source statement sequence number 0014, designation *+5 is used to limit the list and make the program FORTRAN callable. ISC is the select code, NMBR the count, and IBUF a reserved data buffer (5 locations).

EXAMPLE 3: MIC PSEUDO-INSTRUCTION USE

```
PAGE 0002 # 01
                    ASMB,L
0001
                           NAM MIC PSEUDO INSTRUCTION USAGE
0002
      00000
0003*
0004
                           MIC SRT,105600B,0
0005*
0006
                           MIC MIO, 105602B, 4
0007*
8000
     00000 000000
                    START NOP
0009*
0010*
0011
      00001 105600
                    SORT
                           SRT
0012*
0013*
      00002 105602 MCIO MIO *+5 ISC NMBR IBUF
0014
      00003 000007R
      00004 000013R
      00005 000014R
      00006 000015R
0015*
0016*
0017
                           EXT EXEC
0018 00007 016001X
                           JSB EXEC
0019
      00010 000012R
                           DEF *+2
0020 00011 000012R
                           DEF RC
0021
      00012 000006 RC
                           DEC 6
0022*
0023
      00013 000016
                     ISC
                           OCT 16
0024
      00014 000005
                     NMBR
                           DEC 5
                           BSS 5
0025
      00015 000000
                     IBUF
                           END START
0026
** NO ERRORS*
```

6-15. CALLING MICROPROGRAMS FROM FORTRAN

Treating a microprogram as an external subroutine is a typical way to invoke a microprogram from FORTRAN. The process (using the example MIO microprogram) is shown below followed by explanations.

```
FTN4,L,M

SUBROUTINE FTNMP (ISC, NMBR, IBUF)

DIMENSION IBUF (1)

CALL MIO (ISC, NMBR, IBUF)

END
END$
```

mapping

The M in the compiler control statement provides mixed mode operation and expansion to Assembly language. The CALL MIO statement expands to a JSB MIO followed by a series of parameter addresses as follows:

```
JSB MIO
DEF *+ 4
DEF 00000,I
DEF 00002,I
```

The load time JSB replace routine would appear as follows:

```
ASMB,L

NAM RPLCE
MIO RPL 105602
END
```

The MIO RPL 105602 statement above alerts the RTE relocating loader that all external references to MIO are to be replaced with 105602 and, if loaded with the program shown first in this paragraph, causes the RTE relocating loader to substitute the required microprogram UIG instruction (105602), for the JSB MIO. In this way, the FORTRAN program accesses the microprogram directly at execution time.

6-16. SUMMARY

Equipped with knowledge gained through information in this section, you should have no trouble planning where you want your microprograms placed in control memory. You should have a good understanding of linking between main memory and control memory. The concept of control memory branching has been presented so that, if necessary, you may also use the J74 and RJ30 micro-orders for CM branch address modification in your microroutines. The concepts of parameter passing should also be clear.

Section 7 MICROPROGRAMMING CONSIDERATIONS

MICROPROGRAMMING CONSIDERATIONS

SECTION

7

Some key points that you will want to be aware of when writing microprograms are presented in this section. The assumption is that you will refer to section 4 for complete descriptions of micro-orders, but the additional considerations in this section include:

- The techniques to use for microprogrammed read, write, and arithmetic operations.
- Microprogramming with the Memory Protect or Dual Channel Port Controller (DCPC) installed.
- Microprogrammed Input/Output operations.
- Microprogramming with the Dynamic Mapping System installed.

Some guidelines for writing IBL loaders are also included.

7-1. READ AND WRITE CONSIDERATIONS

Microprogrammed main memory read and write operations are easily implemented and will be successful when the guidelines outlined below are followed. Conditionally valid and invalid methods of using the READ and WRTE micro-orders are also discussed in paragraph 7-5.

7-2. TYPICAL READ OPERATIONS

Load the M-register before or during microinstructions containing READ in the OP field. Do not modify the M-register until at least two microinstructions after the READ (See the information in this paragraph on reading the A- and B-registers with a TAB micro-order.). A simple READ with the M>1 is performed as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
	READ		•	M 54	S3 TAB	175 NS 560 NS
				34	IND	360 113
			•			

The T-register contents must be placed on the S-bus no later than two microinstructions after a READ is specified, because the T-register is disabled by the Main Memory Section after the second microinstruction is executed. Microinstructions may be used between READ and TAB. When using one microinstruction between READ and TAB, the microroutine may appear as follows:

Considerations

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
	DEAD		•			477.40
	READ			М	S3	175 NS
			INC	S3	S3	175 NS
				S 4	TAB	560 - 175 = 385 NS
			•			

Note that if a DCPC is active, freezable microinstructions (e.g., IOG) may not be used between READ and TAB. Also, no more than two microinstructions may be executed between READ and TAB. If there is no DCPC activity, neither restriction applies. When using two microinstructions, the microroutine may appear as follows.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
	READ		•	М	S3	1 75 NS
			INC	S3	S3	1 75 NS
	I MM		LOW	L	0	175 NS
			AND	54	TAB	560 - (175 x 2) = 210 NS
			•			

For utilizing main memory address 00 as the A-register, use the following microinstructions:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
•	READ		ZERO	53 M 54	S3 TAB	175 NS, AAF=1, READ INHIBITED 175 NS, S4 =A-REGISTER
			:			

For utilizing main memory address 01 as the B-register, use the following microinstructions:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			:			
	IMM READ		CMLO	S3 M S4	376B S3 TAB	S3 = 1 175 NS, BAF = 1,READ INHIBITED 175 NS, S4 = B-REGISTER
			:			

If reading main memory location 00:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
*	READ	PRST	ZERO	S3 M S4	S3 TAB	175 NS, PRST CLEARS AAF 560 NS, S4 = CONTENTS OF MAIN MEMORY LOCATION 0

If reading main memory location 01:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			:			
	IMM READ	PRST	CMLD	S3 M S4	376B S3 TAB	S3 = 1 175 NS, PRST CLEARS BAF 560 NS, S4 = CONTENTS OF MAIN MEMORY LOCATION 1
			· ·			

Memory address 00 and 01 may be written into (refer to paragraph 7-3 by using the Special field micro-order PRST one microinstruction before the TAB micro-order is used. In read or writes the main rule is that PRST precede the TAB micro-order by one microinstruction. Note that (see the last two microroutines) main memory locations 00 and 01 may be used for Hewlett-Packard generated microroutines; therefore, the use of main memory locations 00 and 01 is not recommended.

Microprogrammed successive READ's may appear as follows but note that if two READ's are coded without an intervening TAB, the result of the first READ is lost.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
	READ		•	М	S3	175 NS
	READ			M M	TAB TAB	560 NS 560 NS
			•		2	300 113

If the M-register is modified between READ and TAB, the decision between the A-register, B-register, and main memory may be made incorrectly. For example:

	OP/		ALU/ MOD/		S-BUS/	
LABEL	BRCH	SPCL	COND	STR	ADDRESS	COMMENTS
			•			
			•			
			·			
	I MM		CMLD	54	376B	S4 = 1
			ZERO	53		
	READ			M	S3	READ A-REGISTER, AAF = 1
				M	54	M = 1, BAF = 1, AAF = 0
				S 5	TAB	S5 = B-REGISTER, NOT A-REGISTER
			•			

7-3. TYPICAL WRITE OPERATIONS

Load the T-register with data to be written to main memory in the same microinstruction that contains the WRTE micro-order or the DCPC could alter the T-register before the WRTE is executed. Do not alter the T-register unless initiating WRTE, since the T-register is internal to the Main Memory section and is used by both the CPU and the Dual Channel Port Controller (DCPC). The T-register is not intended to be used as a general purpose register, but to be used only in referencing main memory. A simple write operation with M>1 is accomplished as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
	WRTE	MPCK	· ·	M TAB	S3 S4	175 NS

For interpreting main memory address 00 as the A-register, use the following microinstructions:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
•	WRTE	MPCK	ZERO	S3 M TAB	S3 S4	M = 0, AAF = 1 175 NS, A-REGISTER = S4, MAIN MEMORY LOCATION 0 UNALTERED

For interpreting main memory address 01 as the B-register, use the following microinstructions:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			:			
	I MM		CMLO	53 M	376B S3	S3 = 1
*	WRTE	MPCK		TAB	S4	175 NS, B-REGISTER = S4, MAIN MEMORY LOCATION 0 UNALTERED
			•			

Writing into main memory location 00 is accomplished as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			:			
			ZERO	53		
		PRST		M	S3	PRST CLEARS AAF
*	WRTE	MPCK		TAB	S4	175 NS, MEMORY LOCATION 0 = S4, A-REGISTER UNALTERED
			•			

Considerations

Writing into main memory location 01 is accomplished as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			:			
	I MM	PRST	CMLO	S3 M	376B 53	S3 = 1
•	WRTE	MPCK		TAB	54	PRST CLEARS BAF 175 NS, MAIN MEMORY LOCATION 1 = S4, B-REGISTER UNALTERED
			•			
			•			

Note that (see the last two microroutines) main memory locations 00 and 01 may be used for Hewlett-Packard generated microroutines; therefore, using main memory locations zero and one is not recommended.

Microprogrammed successive WRTE's may appear as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
	2	J. J _	COND	0111	ADDITESS	COMMENTS
				M	S3	
	WRTE	MPCK		TAB	S4	175 NS
				M	S5	175 NS
	WRTE	MPCK		TAB	S4	595-175 = 420 NS
			•			

In all the WRTE examples above, MPCK checks the M-register, which must be loaded in a microinstruction preceding (not necessarily immediately) the MPCK. To write into protected main memory, omit MPCK.

CAUTION

Writing into protected main memory must be done with caution because of the possibility of crashing the system environment.

After the execution of a microinstruction containing a WRTE, the 595 nanoseconds needed to write into main memory does not extend succeeding microinstructions unless they attempt to access main memory before 595 nanoseconds has elapsed.

7-4. USE OF MPCK

In an active DCPC environment, the use of the MPCK micro-order in a microinstruction containing a WRTE micro-order ensures that the Memory Protect check will be made correctly. The Store field of a microinstruction with READ and MPCK micro-orders must not contain M, PNM, or IRCM because this will result in an erroneous Memory Protect check. A correct sequence of microinstructions might appear as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			:			
			•	M	S3	M = ADDRESS TO BE WRITTEN INTO.
*	WRTE	MPCK		TAB	S4	MPCK AS USED HERE WILL CORRECTLY CHECK FOR A MEMORY PROTECT VIOLATION.
	READ	MPCK		М	S 5	MPCK AS USED HERE WILL CORRECTLY CHECK FOR A MEMORY PROTECT
*						VIOLATION.
			•			
			:			

7-5. CONDITIONAL AND INVALID OPERATIONS

The READ/WRTE sequence shown below is conditionally valid. That is, if there is no DCPC activity the sequence will work.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ Address	COMMENTS
	READ		•	М	S3	175 NS
	WRTE			TAB	TAB	595 NS
			•			
			•			
			•			

The following READ is conditionally valid:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
	READ		•	М	S 3	1 75 NS
			INC	53	53	175 NS
	I MM		LOW	L	0	175 NS
			ZERO	S 4		1 75 NS
				S5	TAB	1 75 NS
			•			

Note that both examples will fail frequently in an environment in which there is DCPC activity. Any number of microinstructions may separate a READ and TAB if there is no DCPC activity.

The microroutine sequences shown below are examples of invalid use of READ and WRTE:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			:			
	READ WRTE		•	M	S3	READ WILL COMPLETE, BUT THE WRTE IS INHIBITED
	READ WRTE			M TAB	S3	177777 WRITTEN INTO MEMORY.
			:			

When an I/O cycle is in progress, a READ or WRTE must not be initiated before T6 in the cycle under either of the following conditions:

- An input or output routine is in progress. (Refer to paragraph 7-22 for microprogrammed I/O considerations.)
- A skip flag test of the I/O system is taking place.

7-6. SOME MICROPROGRAMMING TECHNIQUES

Techniques for using the alter-skip related micro-orders and for performing microprogrammed arithmetic operations are included in the following paragraphs.

7-7. THE USE OF SRG1 AND SRG2

Micro-order SRG2 is sensitive to the contents of the Instruction Register (IR). In particular, bits 4, 2, 1, and 0 control a variety of shift/rotate actions. However, SRG2 causes the top of the Save Stack to be loaded into the CMAR unless an SRG2 skip condition is met. This pseudo-RTN is usually undesirable in a user microprogram. The simplest way to prevent the undesired loading of the CMAR is to satisfy an SRG2 skip condition by setting bit 3 of the IR and having bit 0 of the T-bus be clear. IR bit 3 = 1 is the equivalent of an Assembler SL*. By ensuring that T-bus bit 0 = 0 as execution of the SRG2 begins, the SRG2 skip test is satisfied and the CMAR is not loaded from the Save Stack. The lines at labels SRG2.1, and SRG2.2, and SRG2.3 in the following microroutine illustrate the above technique.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
SRG2.1	I MM		LOW	CNTR	37B	IR(4-0) = 11111 = SL*, *LF.
SRG2.2			ZERO			T-BUS(0) = 0.
SRG2.3		SRG2		54	53	S4 = CONTENTS OF S3ROTATED LEFT 4.
			•			

As shown in line SRG2.1, the CNTR micro-order may be used in place of IRCM if only IR bits 7 through 0 are significant. Storing into the counter does not alter IR bits 15 through 8. In regard to IRCM, note that if IR bit 10 = 0, the upper five bits of the M-register will be automatically cleared (zeroed) as bits 9 through 0 of the IR are stored into the M-register. If IR bit 10 = 1, bits 14 through 10 of the IR are stored into the M-register (in addition to IR bits 9 through 0) to form an operand address.

Micro-order SRG1 is also sensitive to the contents of the IR, but does not cause loading of the CMAR from the Save Stack; therefore, the use of SRG1 is straightforward as shown in lines SRG1.1 and SRG1.2 below.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
SRG1.1	I MM		HIGH	IRCM	3	IR(9-5) = 11111 = *LF, CLE.
SRG1.2		SRG1	:	S6	S5	S6 = CONTENTS OF S5 ROTATED LEFT 4, AND E-REGISTER = 0.

7-8. USING THE ASG MICRO-ORDER

Micro-order ASG is sensitive to the contents of the IR. In particular, IR bits 7 and 6 may be used to clear, complement, or set the E-register. However, ASG causes the top of the Save Stack to be loaded into the CMAR unless an ASG skip condition is met. This pseudo-RTN is usually undesirable in a user microprogram. The simplest way to prevent the undesired loading of the CMAR is to satisfy an ASG skip condition by setting bit 0 of the IR. For an ASG, IR bit 0=1 is the equivalent of an Assembler RSS, i.e., a satisfied ASG skip condition. With the use of the microinstructions shown below, the E-register will be set, and the microinstruction following the ASG will be executed next:


LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
	I MM	ASG	LOW	IRCM	301B	IR(7,6,1) = 1,1,1 = CCE, RSS. CCE

7-9. SETTING AND CLEARING OVERFLOW

Some guidelines for programmatically setting and clearing the Overflow register are shown below. The use of the SOV, COV, ENVE micro-orders are involved.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
* EXPLICITE	Y SETT I	NG & CLE SOV COV	ARING DV	'ERFLOW		EXPLICITLY SETS OVERFLOW EXPLICITLY CLEARS OVERFLOW
* SETTING O	VERFLOW ARS	IWITH SH L1	IFT OPER	RATION B	В	IF B15 NOT = B14 PRIOR TO L1, OVERFLOW WILL BE SET AFTER ARS EXECUTES
* SETTING 0	VERFLOW IMM IMM ENVE	IARITHM COV	ETICALL HIGH HIGH ADD	Y L 53 53	200B 200B S3	L = 040377 = LARGE + NUMBER S3 = 040377 = LARGE + NUMBER OVERFLOW WILL BE SET
*	IMM IMM ENVE	COV	HIGH HIGH INC	L 53 53	0 177B S3	L15 = 0 S3 = 077777 OVERFLOW WILL BE SET
* THEFOLLO	IMINGWI IMM IMM ENVE	LL NOT SI COV	ET OVERF HIGH CMHI SUB	LOWCORI L S3 S3	RECTLY 200B 200B S3	L = 040377 = LARGE + NUMBER S3 = 137000 = LARGE - NUMBER OVERFLOW WILL NOT BE SET

The rule for setting the Overflow register arithmetically is summarized in figure 7-1.



7115-23

Figure 7-1. Overflow Register Control

7-10. THE USE OF PNM

For time-critical loops, the PNM micro-order can be used as shown in the microroutine below to reduce loop execution times. The microinstruction at label LOOP uses PNM to initialize M for the current READ and to update P for the next READ. Since these functions usually require two microinstructions, loop execution time reduces by one microinstruction. Saving P and initializing P with the buffer address (assumed to be in B) uses two control memory locations. Microprogram specifications determine whether the control memory/execution time tradeoff is worth while. Note that the restoration of P is "buried" in preparing to exit the microprogram, as in line MPEND:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			· ·			
				S3 P	P B	SAVE P P = BUFFER ADDRESS
LOOP LOOPEND	READ		INC	PNM	Р	READ BUFFER, UPDATE BUFFER ADDRESS.
MPEND *	READ	RTN	INC	PNM	S3	FIX, P, START FETCH FOR NEXT INSTRUCTION.

7-11. THE CNTR MICRO-ORDER

If a loop requires 256 or fewer repetitions, and the IR contents are not required, the CNTR micro-order can be used as shown in the microroutine below to reduce loop execution time. Incrementing the CNTR is "buried" in line LOOP. Since loop count updating using a scratch register, (or general purpose register) would require a separate microinstruction, loop execution time is reduced by one microinstruction using this method. Initializing the CNTR with the loop count uses one control memory location. Microprogram specifications determine whether the control memory/execution time tradeoff is worth while. Note that ICNT does not use the ALU; therefore, arithmetic operations may be performed in the same microinstruction:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•	CNTR	Α	CNTR = - LOOP COUNT.
			•			
			•			
L00P *	READ	ICNT	INC	PNM	Р	READ BUFFER, UPDATE BUFFER ADDRESS AND LOOP COUNT.
LOOPEND	JMP	CNDX	CNT8	RJS	LOOP	COUNT = 0? NO, CONTINUE.
			•			
7-12 Change	. 1					
7-12 Unange	: 1					

7-12. MAGNITUDE TESTS

If the magnitude of the difference between two operands is less than 32768, the limited test shown in the microroutine that follows may be used to determine whether one of the elements to be compared is arithmetically less than, equal to, or greater than the other element. To understand the limitation of the test, consider integers of -1 (element 1) and +32767 (element 2). Subtracting -1 from +32767 yields +32768, which is a number that cannot be correctly represented by a 16-bit signed integer. The result of the subtraction is ALU bit 15 set, and bits 14 through 0 clear. The AL15 conditional test selects the C1.GT.C2 microinstruction. Clearly, element 2 (+32767) is greater than element 1 (-1), and the test has failed.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
+ LIMITEDL	ESS THAN	I, EQUAL	TO, GRE	ATER TH	ANTEST.	
*				L	S3	L = C1 (FIRST ELEMENT).
SUBTRACT	1145	01151	SUB		54	ALU = C2 - C1.
	JMP	CNDX	ALZ		EQUAL	ALU = 0? YES, C1 = C2.
C1.LT.C2	JMP	CNDX	AL15		C1.GT.C2	AL15 = 0? YES, C1 GREATER THAN C2, NO, C1 LESS THAN C2.
EQUAL			•			
EGOAL			•			
C1.GT.C2			:			
			•			

The test in the microroutine that follows holds for all 16-bit signed integers. Consider how integers of -1 and +32767 are now analyzed. Based on the XOR of the two elements, the ALZ test for equality fails, the AL15 RJS test for equal signs fails, and the L15 test for element 1 less than element 2 succeeds which causes the C1.LT.C2 microinstruction to be selected correctly.

Note that when the signs of the elements being compared are opposite, subtraction is unnecessary since the negatively signed element must be smaller. Note also that when the signs of the element signs are the same, subtraction always yields a result which causes correct microinstruction selection.

* GENERALLESS THAN, EQUAL TO, GREATER THAN TEST. L S3	LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
L S3 L = C1 (FIRST ELEMENT). XOR S4 ALU = C2 XOR C1. JMP CNDX ALZ EQUAL ALU = 0? YES, C1 = C2. JMP CNDX AL15 RJS SUBTRACT SIGNS = ? YES, SUBTRACT JMP CNDX L15 C1.LT.C2 L15 = 1? YES, C1 LT C2. C1.GT.C2 NO, C1 GT C2. SUBTRACT SUB S4 ALU = C2 - C1. C1.LT.C2 C1.GT.C2 AL15 = 1? YES, C1 GT C2. NO, C1 LT C2. NO, C1 LT C2. EQUAL . C1.GT.C2 NO, C1 LT C2.				:			
÷.	SUBTRACT C1.LT.C2 EQUAL	JMP JMP JMP JMP	CNDX	XOR ALZ AL15 L15 SUB AL15	L	S3 S4 EQUAL SUBTRACT C1.LT.C2 C1.GT.C2 S4	ALU = C2 XOR C1. ALU = 0? YES, C1 = C2. SIGNS = ? YES, SUBTRACT. L15 = 1? YES, C1 LT C2. NO, C1 GT C2. ALU = C2 - C1. AL15 = 1? YES, C1 GT C2.

7-13. MEMORY PROTECT CONSIDERATIONS

If the HP 12892B Memory Protect (MP) accessory is used with the HP 21MX E-Series Computer, there is a relationship between certain micro-orders and Memory Protect that should be understood.

The Main Memory section and I/O section are involved in the Memory Protect functions. You will also want to refer to the read/write and microprogrammed I/O considerations in this section (in addition to the discussion of MP related micro-orders presented in the following paragraphs) for a complete understanding of the microprogramming/Memory Protect relationship.

Memory Protect can only be enabled or disabled through use of the I/O system; there are no microorders that directly perform these operations. When an STC 05 instruction enables MP, main memory access cannot occur below the value set in a Fence register and no I/O operations (except those referencing select code 01) can occur. The Memory Protect functions are disabled by any interrupt, interrupting to a non-I/O type instruction in a trap cell. Refer to the discussion of the Memory Protect accessory in the HP 21MX E-Series Computer Operating and Reference Manual and have an understanding of MP details before microprogramming with this accessory installed. The key points to remember when studying the following descriptions of MP related micro-orders (also refer to table 4-1) are that MP effectively does not allow any I/O and that at the microprogramming level you are not necessarily under the "protective umbrella" of MP when performing main memory operations. These factors impose upon you the responsibility of being acutely aware of the effect of your microprogram.

7-14. THE FTCH MICRO-ORDER

The FTCH micro-order stores the present contents of the M-register into the MP Violation register, clears the MP Violation Flag flip-flop, and resets the MP Indirect Counter (indirect address levels). The FTCH micro-order also performs operations on CM addressing logic and is therefore to be used only in the base set. Refer to table 4-1.

7-15. IRCM

The IRCM micro-order causes MP hardware to record the type of instruction being stored in the IR and whether or not IR bits 5 through 0 equal 01. When MP is enabled (by an STC 05 instruction):

- Only I/O instructions with a select code of 01 may be executed.
- The IR must be loaded prior to initiating an I/O cycle with the IOG to ensure that the signal decoding logic is enabled.

When MP is not enabled:

- No restriction is placed on select codes that are otherwise valid.
- The IR may be loaded during the execution of a microinstruction initiating the I/O cycle with IOG.

7-16. INCI

The INCI micro-order should be used whenever another level of indirect addressing is to be implemented by a microprogram. After three counts of the MP Indirect Counter, the MP hardware

effectively performs an ION micro-order (i.e., a pseudo ION), thus enabling recognition of I/O interrupts by branch conditional type microinstructions. INCI has special considerations involved if used just before a microinstruction containing the JTAB micro-order. Refer to table 4-1 and appendix C for INCI and JTAB use. Also see interrupt handling techniques in this section.

7-17. MPCK

The MPCK micro-order should be used (particularly in main memory write operations) to ensure that a microprogram will not alter memory below the protective address "fence" set in MP. When this micro-order is used and a MP violation is detected:

- All subsequent READ microinstructions end with invalid data in the T-register.
- No WRTE micro-order will be executed.
- All I/O signals from the computer are inhibited until after the next FTCH or IAK micro-order is executed.
- Any attempt to alter the P- or S-register will fail.

Refer to the read and write considerations outlined in paragraph 7-4 for using MPCK and to table 4-1 for restrictions when using MPCK.

7-18. THE IOG MICRO-ORDER

If Memory Protect is enabled, the use of the IOG micro-order causes a check of the select code and the MP Violation Flag flip-flop is set if the select code (IR bits 5 through 0) is not equal to 01. If an MP violation is detected, the actions described for the MPCK, micro-order (above) take place.

7-19. IAK

When an IAK micro-order is executed, the MP Indirect Counter is cleared. The IAK micro-order also causes the computer to "freeze" (i.e., stop executing microinstructions) until I/O period T6 occurs and then issue an IAK signal, acknowledging receipt of an interrupt request, to the requesting device. If the interrupt device select code is 05, the PARITY indicator on the Operator Panel is cleared and the MP Violation Flag flip-flop is cleared. Whenever IAK executes, logic in the MP hardware determines whether or not the MP should be disabled (clear the control bit). This hardware determination is made six microinstructions after the IAK. MP is disabled if no I/O instruction (IOG) micro-instruction is executed or if a halt is executed. To re-enable Memory Protect, an STC 05 instruction is required.

7-20. THE IOFF MICRO-ORDER

The IOFF micro-order turns off recognition of I/O interrupts but does not disable Memory Protect. The Memory Parity function shares the same interrupt location as MP and the *Operating and Reference Manual* provides information for determining the source of an interrupt. The DMS accessory also works in conjunction with MP for certain functions which are also described in the *Operating and Reference Manual*.

7-21. DUAL CHANNEL PORT CONTROLLER CONSIDERATIONS

The HP 12897B Dual Channel Port Controller (DCPC) "steals" full I/O cycles to perform direct transfers between peripheral devices and main memory. The DCPC functions are essentially transparent to microprogramming. When DCPC takes a sequence of consecutive I/O cycles for input transfers, any attempted IOG, READ, or WRTE micro-orders will freeze the Control Processor until DCPC is

Both DCPC channels may operate concurrently but Channel 1 has priority over Channel 2 when simultaneous cycles are requested. A channel stealing consecutive I/O cycle may operate at up to 890,000 words per second during output data transfers,* and 1,000,000 words per second during input data transfers. Under maximum bandwidth conditions the Control Processor is essentially locked out. For further information on DCPC refer to the applicable manuals.

7-22. MICROPROGRAMMED I/O

Microprogramming input and output (I/O) functions requires more care than any other type of microprogramming because there are strict timing dependencies. To maintain the integrity of the I/O system, each I/O device control signal is generated in a specific time period (T-period). Section 5 in this manual defines and describes the timing for the computer. Summary information on timing is presented in subsequent paragraphs but you should be familiar with the concepts presented in section 5 before attempting microprogrammed I/O.

Also provided in subsequent paragraphs are applicable information on signal generation by the I/O section; I/O control, and data transfer guidelines for microprogramming; and interrupt handling rules. In addition to the information in paragraph 7-13, Memory Protect in relation to I/O is discussed briefly. Guidelines for forming and executing microprogrammed I/O instructions are included and some special I/O techniques are covered. These special techniques are referenced from section 13.

7-23. SYNCHRONIZING WITH THE I/O SECTION

The I/O cycle consists of five T-periods designated T2 through T6. Specific I/O activity is restricted to certain T-periods in order to synchronize data flag setting, data latching, and resolving multiple interrupt requests. (Section 14 provides an example of I/O microprogramming that you can reference while studying the following information.) Microinstructions in T-periods generally execute in 280 nanoseconds for each T-period (see section 5 on timing variations).

A microprogram becomes synchronized with the I/O system when the Control Processor detects an IOG micro-order. When this occurs, the Control Processor "freezes" (i.e., stops executing microinstructions) until period T2. Any other micro-orders in the microinstruction containing IOG are executed without delay but the IOG is not executed until T2. The next microinstruction is executed during period T3, the next during T4, and so on. IOG may be used in any microinstruction that does not require some other Special or Modifier micro-order.

^{*}Refer to $HP\ 21MX\ E ext{-}Series\ Computer\ Operating\ and\ Reference\ Manual\ specifications\ for\ DCPC\ latency.$

As can be realized, the relationship between microinstruction execution and the I/O T-periods places certain restrictions on the use of some registers and micro-orders. In order for your microprograms to execute properly, you must observe the following rules:

 Do not start an I/O cycle (using IOG) before data is transferred from the T-register following a READ operation. The reason is that if the IOG causes a freeze, the data in the T-register will be invalid. For example, a microinstruction sequence similar to the following must not be programmed:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			:			
	READ		INC	PNM	Р	
		IDG	PASS	54	TAB	
			•			
			•			
			-			

• Load the Instruction Register before issuing an IOG unless there is no chance that Memory Protect is enabled. (See paragraph 7-31 on special techniques.)

The following conditions will always cause the Control Processor to freeze in order to synchronize with the I/O section:

- An IOG is in the Special field and either the cycle period is not T2 or the DCPC is operating.
- An IAK micro-order is in the Special field and either the I/O cycle period is not T6 or the DCPC is operating.

It should be noted that the HP 21MX E-Series Computer main memory read and write operations may cause microinstruction execution delays that are defined as "pauses". This is not the same as "freezing" to synchronize with the I/O section. Refer to section 5 for details.

7-24. I/O SECTION SIGNAL GENERATION

When the IOG micro-order is executed, the I/O system sends I/O backplane signals to the I/O devices starting at period T3 according to the contents of the Instruction Register (IR). These signals are different and separate from micro-orders. For example, on a data output transfer, the IOG micro-order causes the I/O section to generate the IOO signal during T3 and T4 (caused by IR bits 8,7, and 6 = 1,0,0). But the micro-order IOO (which only serves to connect the S-bus and I/O bus) must be microprogrammed to be present during T4 and T5. If the proper microprogramming sequence is not followed there will be (in this case) a race condition between the backplane IOO signal and the effect of the IOO micro-order.

IR* 11 10 9 8 7 6	BACKPLANE I/O SIGNAL	BACKPLANE I/O SIGNAL TIME	GENERAL USE
x x y 0 0 0	none	Т3	Clear the Run flip-glop on the CPU (HLT).
x x 0 0 0 1	STF	Т3	Set device flag (STF).
X X 1 X X 1	CLF	T4	Clear device flag (CLF).
x x y 0 1 0	SFC	T3-T5	SKPF condition is true if and only if the device flag is clear (SFC).
x x y 0 1 1	SFS	T3-T5	SKPF condition is true if and only if the device flag is set (SFS).
x x y 1 0 x	101	T4	If the corresponding select code is not between 1 and 7 (during T4 only), transfer the input data latch on the device onto the I/O bus (MIA/B, LIA/B).
		T 5	Transfer the input data latch on the device onto the I/O-bus.
X X Y 1 1 X	100	T3-T4	Store the I/O bus into the input data latch on the device (OTA/B).
0 x y 1 1 1	STC	T4	Set device control flag (STC).
1 x y 1 1 1	CLC	T4	Clear device control flag (CLC).

NOTE:

In order for your microprogram to perform an I/O operation, IR bits 5 through 0 must contain the select code (SC) of the device that is to respond to the I/O signals. As shown in table 7-1, IR bits 11 through 6 determine which I/O signals are sent. The IR must be loaded prior to or during occurrence of the IOG to ensure that the correct signals are sent to the desired SC (refer to paragraph 7-23). If Memory Protect is enabled, the IR must be loaded prior to issuing IOG (refer to paragraphs 7-13 and 7-28). With certain exceptions, I/O can not be done with MP enabled (refer to paragraph 7-31).

Select codes 00,01,02,03,04, and 05 are usually used by the interrupt system, the Operator Panel, Dual Channel Port Controller (DCPC), power fail, and Memory Protect/parity interfaces and accessories. For a description of the effect of I/O signals on these select codes, refer to the HP 21MX E-Series Computer Operating and Reference Manual.

^{*}Bit entries with x are not significant for the I/O signal specified. If bit 9 is set the device flag is cleared; if bit 9 is clear the device flag is not altered. Bit 9 entries with y indicate the option available to hold or clear the device flag in these instructions. Bits 5 through 0 (not shown) indicate the select code for the device. (Assembler instructions STO, CLO, SOC, and SOS all referring to the Overflow register always have bits 5 through 0 = 01 (octal).

7-25. I/O CONTROL

A microprogram can generate I/O control signals for the select code of an I/O device without I/O data transfer. As previously described, IR bits 5 through 0 must contain the SC of the device and bits 11 through 6 may specify any of the following control signals:

STF CLF SFC SFS STC CLC HLT

Note that CLF can be generated in conjunction with any other signal simply by setting IR bit 9 to 1 as shown in table 7-1. For example, the Assembly language instruction combination STC,C can be simulated by setting IR bits 11 through 6 to 0x1111 (where x means "don't care"). (Refer to table 7-1.) An I/O control routine with the IR specifying STC and select code 05 can be used to re-enable Memory Protect.

For SFS and SFC, the state of the device flag may be tested by a conditional branch microinstruction (word type III) having micro-order SKPF in the Condition field. Micro-order SKPF is true only when the SFS I/O signal is present and the flag is set, or when SFC is present and the flag is clear. The SKPF test should be microprogrammed to occur during I/O period T4 or T5 (i.e., two or three microinstructions after the IOG). Any operation desired may be performed as a result of this test; for example, incrementing the contents of the P-register causes a skip in the main memory program. Refer to paragraph 7-30 for examples of forming and executing I/O control microinstructions.

7-26. I/O OUTPUT

An I/O output routine must use both the IOG and IOO micro-orders. (Special exceptions are discussed in section 13). The IR must contain the bits that specify the IOO signal and the SC of the IOO device. The same bit pattern for STC.C also specifies the IOO signal. The IOO micro-order connects the S-bus to the I/O bus. Do not confuse this with the IOO backplane I/O signal (refer to paragraph 7-24). The microprogram must put the proper data on the S-bus, then direct it onto the I/O bus. The IOO backplane signal latches the I/O bus data into the I/O device interface card. Detailed timing requirements are:

- During I/O period T3, the S-bus must be driven by the register containing the output data to prepare for the transfer to the I/O bus.
- During T4 and T5, the S-bus must be driven by the same register and the IOO micro-order must be in the Store field. This ensures valid data on the I/O bus.

For example, an OTA/B instruction can be simulated by the following sequence of microinstructions:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			:			
GD		I DG			CAB	T2 T3
		DTN		100	CAB	T4
		RTN		100	CAB	T5
			•			
			•			

7-27. I/O INPUT

An I/O input routine must use both the IOG and IOI micro-orders, and the IR must contain the bits that specify the IOI signal and the SC of the I/O device. Special exceptions are discussed in section 13.) The IOI signal transfers data from the I/O device interface card to the I/O bus and the IOI micro-order connects the I/O bus to the S-bus to allow data to be present for latching into a register. The IOI micro-order is used in the I/O cycle during T5 to input data from the I/O bus onto the S-bus. Do not confuse this with the IOI backplane I/O signal present during T4 and T5. (Refer to paragraph 7-24.) For example, an LIA/B instruction can be simulated by the following microinstruction sequence:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			:			
INPUT		IOG NOP NOP RTN	•	CAB	101	T2 T3 T4 T5
			•			
			:			

You can see from the above that parts of some I/O microroutines may have unused microinstruction periods. Caution is required when using these periods. Until all I/O-related microinstructions have been executed for an I/O cycle, do not use microinstructions that may cause the CPU to freeze. (Refer to paragraph 7-23.) In the above I/O input example, if the T3 and T4 NOP's were replaced by READ and TAB micro-orders (in T3 and T4 respectively), the CPU would pause in the middle of T4 and IOI would not be executed until too late to correctly handle the data transfer. On the other hand, during an I/O control routine that is not generating SFS or SFC signals, many kinds of microinstructions can be used after the IOG.

7-28. MEMORY PROTECTION IN RELATION TO I/O

When an instruction is loaded into the Instruction Register, Memory Protect (MP) records information about the instruction. When an IOG micro-order is detected, MP checks the select code (IR bits 5 through 0). If the SC is not equal to 01, MP inhibits any I/O signals and prevents the Control Processor from altering main memory or the P- or S- registers, and generates an interrupt request. (A microprogram cannot prevent this if MP is enabled.) Thus, MP protects a portion of memory and maintains compatibility with HP software operating systems for I/O operations even in the microprogramming environment. Refer to the HP 21MX E-Series Computer Operating and Reference Manual and to paragraph 7-13 for further details on Memory Protect.

7-29. INTERRUPT HANDLING

Once a microprogram starts executing, it has complete control over the computer until it terminates. It can not be interrupted, suspended, or terminated unless the microprogram itself checks for interrupts. It is not desirable to hold off interrupts for very long and you must decide how long your microprograms can be allowed to execute before testing for an interrupt. In making this decision, consider the impact that a long non-interruptible microprogram can have in the RTE environment.

When a microprogram detects an interrupt, it should execute a JSB to a microroutine that saves whatever is necessary to allow the microprogram to continue after the interrupt is serviced or to provide for complete restart of the microprogram. (Refer to microprogram examples in section 14 for an illustration.) The P-register must be set to point to an address one location beyond the main memory instruction that invokes the microprogram (the instruction that was interrupted). The M-register will be adjusted to point to the address of the main memory instruction that will handle the interrupt. It will be readjusted later so no special conditions are placed on M. For example, suppose your main memory instruction invoking a microprogram resides in the location designated I. Then, if your microprogram tests for and detects an interrupt you must:

- Ensure P = I + 1.
- Execute a RTN (or JMP to control memory location 6 if in a microsubroutine). This is described in more detail below.

If parameters are saved, the microprogram must be written to begin with a test that determines the starting point of the microprogram based on whether or not the microprogram was interrupted.

Generally, to initiate interrupt service, your microprograms must branch (JMP) or return (RTN) to control memory location 6 where the base set microprogram takes the trap cell address from the Central Interrupt Register and gives control to a main memory routine which services the interrupt. When the main memory interrupt routine which services the interrupt terminates, the interrupted microprogram is restarted (assuming the P-register was properly set upon interrupt detection). A check must be made to see if the interrupt system is turned on.

The presence of a pending interrupt or halt request can be detected by a microprogram in two ways:

- Executing a conditional test microinstruction (JMP CNDX) having HOI or NINT in the Condition field.
- Executing a JMP or RTN to CM location 0; a pending interrupt or halt will cause control memory addrss 6 to be loaded into the CMAR to handle the interrupt.

Using a RTN to pass control to control memory location 6, as shown in the microroutine below, line EXIT1, will not work if the microroutine being exited was entered with a JSB. Using a JMP to location 6, as in line JUMP (in the microroutine below) will always work. NINT may also be used to check for interrupts. Note that NINT is not sensitive to halts.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
	JMP	CNDX	HOI		EXIT1	INTERRUPT? YES, EXIT
EXIT1		RTN	DEC	Р	Р	FIX P, RTN (??).
	JMP	CNDX	HOI		EXIT2	INTERRUPT? YES, EXIT.
EXIT2 JUMP	JMP		DEC	Р	P 6	FIX P, EXIT TO HALT-OR- INTERRUPT MICROROUTINE.

When the Halt-Or-Interrupt microroutine is reached, the P-register is decremented and a test is made to see if the Operator Panel was used to cause a halt. If not, an IAK micro-order freezes the Control Processor until I/O period T6, then causes the I/O system to send an IAK signal to the interrupting device. A CIR micro-order causes the interrupting device's SC (trap cell address) to be placed on the S-bus, then this is stored into the lower-order 6 bits of the M-register (high order bits = 0). A read from the address in the M-register obtains the first instruction of the main memory interrupt handling program.

Suppose a microprogram is to be interruptible, but only by emergency interrupts (i.e., halt, parity error, DMS, Memory Protect). An HOI conditional test detects emergency interrupts, but also detects I/O interrupts. However, issuing an IOFF prior to the HOI test prevents detection of I/O interrupts. Issuing an ION after the HOI test reenables detection of I/O interrupts. The microroutine below illustrates this process. Note that IOFF and ION control only the detectability of power fail and I/O interrupts, and do not turn off or turn on the interrupt system. Note also that I/O interrupts held off by an IOFF condition remain pending (i.e., are not lost), and are detectable when the ION condition is re-established:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
•	JMP	I OFF			INTRPT	PREVENT DETECTION OF I/O INTERRUPTS TEST FOR DETECTABLE INTERRUPTS,
* *		104				I.E., HALT, PARITY ERROR, DMS, MEMORY PROTECT. REENABLE DETECTION OF I/O
•		ION	·			INTERRUPTS.
7-22 Chang	e 1		•			

7-30. FORMING AND EXECUTING MICROPROGRAMMED I/O INSTRUCTIONS

A1 11/

The following continuous example microroutines show how to accomplish formation and execution of some microprogrammed I/O instructions. These examples are offered as models for you to write microprograms that perform I/O functions. Note that putting the select code (SC) in the L-register is prerequisite to using the IOR in the STC line. MPP and block I/O transfers require somewhat different I/O instruction formats. MPP and block I/O transfers are discussed in section 13.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			:			
*			•			
CIR	CENTRAL	INTERR	UPT REGI	STER) L	CIR	L= SC (SELECT CODE).
	XECUTES	STC SC, C	· .			
STC	I MM	L4	CMLO IOR	58 58	303B S8	S8 = 001700 = STC D,C. FORM STC SC,C.
*		IOG		IRCM	S8	T2 EXECUTE STC, SC,C.
* FORMANDE	YECHTEL	I * CC				
LI*	IMM	-1-50.	CMH I I DR	S4 S4	376B 54	S4 = 000400 = LI* 0. FORM LI* SC.
*		I DG NOP		IRCM	S 4	T2 EXECUTES LI* SC. T3 SEE NOTE 1. T4 SEE NOTE 1.
_		nur		S5	IOI	T5 S5 = DATA.
* FORMANDE	XECUTE	T*SC.				
OT*	I MM	L1	CMLO IOR	S9 S9	77B S9	S9 = 000600 = DT* 0. FORM DT* SC.
•		I OG		IRCM	S9	T2 EXECUTE OT* SC. T3 SEE NOTE 4.
				100 100	S5 S5	T4 DATA CLOCKED OUT AT, T5 T4/T5 INTERFACE.
* FORMANDE	VECUTE (SECEO				
SFS	IMM	or 5 50.	CMLO	S10	77B	S10 = 000300 = SFS 0,
			IOR	510	S10	FORM SFS SC.
WAIT		I OG NOP		IRCM	S10	T2 EXECUTE SFS SC. T3 SEE NOTES 1, AND 2.
_	JMP	CNDX	SKPF	RJS	WAIT	T4 SEE NOTE 3.
* LOADCIR,	ACKNOWL	EDGE IN	TERRUPT			
IAK		IAK				T6
*NOTES:						
	* READ CIR (CIR * FORM ANDE STC * * FORM ANDE LI* * FORM ANDE SFS * WAIT * LOAD CIR, IAK *	* READ CIR (CENTRAL CIR * FORM AND EXECUTE STC IMM * IMM * * FORM AND EXECUTE COT* IMM * I	* READ CIR (CENTRAL INTERRICIR * FORM AND EXECUTE STC SC, COSTC IMM L4 * IDG * FORM AND EXECUTE LI * SC. LI * IMM * IDG NOP NOP NOP * FORM AND EXECUTE OT * SC, OT * IMM L1 * IDG * IDG NOP NOP NOP NOP NOP * FORM AND EXECUTE OT * SC, OT * IMM L1 * IDG * LOAD CIR, ACKNOWLEDGE IN IAK * IAK	** FORM AND EXECUTE STC SC, C. ** FORM AND EXECUTE LI* SC. LI* IMM L1 CMLO ** IOG ** ** FORM AND EXECUTE LI* SC. LI* IMM L1 CMLO ** ** FORM AND EXECUTE OT* SC, OT* IMM L1 CMLO ** ** FORM AND EXECUTE OT* SC, OT* IMM L1 CMLO ** ** IOG ** ** FORM AND EXECUTE OT* SC, OT* IMM L1 CMLO IOR ** ** ** IOG ** ** ** FORM AND EXECUTE SFS SC. SFS IMM CMLO IOR ** ** ** ** LOAD CIR, ACKNOWLEDGE INTERRUPT IAK **	** READ CIR (CENTRAL INTERRUPT REGISTER) CIR ** ** FORM AND EXECUTE STC SC, C. STC IMM L4 CMLD S8 ** IOG IRCM ** ** FORM AND EXECUTE LI*SC. LI* IMM L1 CMLD S4 ** ** FORM AND EXECUTE UT*SC, DT* IMM L1 CMLD S9 IOR S9 ** ** FORM AND EXECUTE UT*SC, OT* IMM L1 CMLD S9 IOR S9 ** ** FORM AND EXECUTE UT*SC, OT* IMM L1 CMLD S9 IOR S9 ** ** FORM AND EXECUTE SFS SC. SFS IMM L1 CMLD S9 IOD IOD ** ** ** FORM AND EXECUTE SFS SC. SFS IMM L1 CMLD S10 IOR ** ** ** ** ** ** ** ** **	LABEL BRCH SPCL COND STR ADDRESS

 ^{1.} ANY NON-FREEZABLE MICROINSTRUCTIONS MAY BE USED IN PLACE OF THE NOP.

 ^{2.} THE FLAG CAN BE SENSED NO EARLIER THAN T4.

^{* 3.} EACH ATTEMPT TO SENSE THE FLAG REQUIRES AN IDG: THEREFORE, THE JMP TARGET FOR UNSUCCESSFUL SENSING OF THE FLAG MUST BE WAIT NOT *''.

SEE PARAGRAPH 7-24, SIGNAL GENERATION (I.E., THE IDD SIGNAL AND IDD MICRO-ORDER ARE NOT
 ONE IN THE SAME).

7-31. SPECIAL I/O TECHNIQUES

The following microroutine shows how to perform microprogrammed I/O with both the interrupt system and Memory Protect enabled. This is desirable when writing I/O data into main memory in a DMS environment, and/or Memory Protect checks are required. The microroutine shown assumes that S3 and S5 have previously been initialized with the device select code and current buffer address, respectively. An input function, LI*, will be performed: "*" indicates that the microroutine selects the input data register.

Lines FAKESC and REALSC work together to enable execution of an I/O instruction with Memory Protect enabled. Micro-order IOG, in addition to initiating an I/O operation, checks the I/O operation select code (i.e., IR bits 5 through 0). If the select code is 01, the I/O operation proceeds. Attempting to use any other select code inhibits the I/O operation and generates a Memory Protect interrupt. However, IOG checks the select code before the store into the IR in line REALSC completes; therefore, the select code of 01 stored into the IR in line FAKESC is tested and the I/O operation proceeds with no Memory Protect interrupt generated. Note that the real operation code and select code stored into the IR in line REALSC determine the actual I/O operation performed.

If the write to main memory generates a DMS or Memory Protect interrupt, the HOI conditional test detects the interrupt and terminates the microprogram. The IOFF micro-order prevents detection of I/O interrupts permitting "privileged" I/O as required for the MPP or block I/O transfer. Section 13 contains examples of MPP and block I/O microprograms.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
FAKESC REALSC *	IMM IMM WRTE JMP	IOFF IOG MPCK CNDX	CMHI IOR LOW HOI	L S4 S4 IRCM IRCM M S6 TAB	S3 376B 54 1 S4 S5 IDI S6	L = SC (SELECT CODE). S4 = 000400 = LI* 0. S4 = LI* SC. IR(5-0) = 1. IR = LI* SC. M = BUFFER ADDRESS. S6 = DATA. WRTE DATA, DO MPCK. TEST FOR HALT, POWER FAIL, PARITY ERROR, DMS, OR MEMORY PROTECT INTERRUPTS.

7-32. I/O MICRO-ORDER SUMMARY

All micro-orders that are generally used in I/O microprogramming are summarized in table 7-2 for your reference.

Table 7-2. I/O Micro-Order Summary

MICRO- ORDER	WORD TYPE	FIELD	CONDENSED MEANING		
IAK	1, 11	Spec.	At T6, load the CIR and issue the IAK signal.		
IOFF*	1, 11	Spec.	Disable normal interrupt recognition.		
10G**	l, l1	Spec.	Freeze action until T2 then do what is in the IR.		
ION**	1, 11	Spec.	Re-enable normal interrupt recognition.		
100	1, 11	Store	Connect the S-bus to the I/O bus (for output); used after an IOG micro-order.		
CIR	ı	S-bus	Put the CIR content on the S-bus.		
101	I	S-bus	Connect the I/O bus to the S-bus.		
НОІ	III	Cond.	If there is a halt or an interrupt pending, branch to the CM address in this microinstruction address field.		
NINT	III	Cond.	If there is no interrupt pending, branch to the CM address in this microinstruction address field.		
SKPF	111	Cond.	Check to see if I/O signal SFS is present (T3 to T5) and the addressed I/O device's flag is set. If the above conditions are true, branch to the CM address shown in this microinstructions address field.		
			— OR —		
			Check to see if SFC signal is present (T3 to T5) and the I/O device's flag is clear.		

NOTES:

^{*}This micro-order can also be used in the Special field of a word type IV (unconditional branch microinstruction).

^{**}This can be used in the Special field of word type IV microinstructions. The branch microaddress is modified by bits in the IR. See table 4-1 explanations.

7-33. DYNAMIC MAPPING SYSTEM CONSIDERATIONS

If you have the HP 13305A Dynamic Mapping System (DMS) installed there are a number of Assembly language instructions that may be used to program the accessory. These Assembly language instructions invoke HP written microroutines in the HP reserved area of CM to operate DMS according to HP's design specifications. The micro-orders used in HP's microinstructions and microroutines for controlling DMS are also available for your microprogramming use.

It is beyond the scope of this manual to discuss HP's method of operating DMS or describing operation of the DMS hardware. However, a discussion of the three micro-orders (referenced from table 4-1) you may use and the DMS signals generated is within the scope of user microprogramming. (For more information on HP 13305A DMS operation and the applicable HP Assembler language instructions refer to the HP 21MX E-Series Computer Operating and Reference Manual). A prerequisite to using the DMS micro-orders described below is that you be thoroughly familiar with the DMS and its operation.

With DMS installed, the Memory Expansion Module (MEM), residing (logically) in front of the main memory controller, forms a 20-bit address from the 15-bit main memory address received on the M-bus. DMS always "looks at" the M-bus address and MEM creates the 20-bit address for DMS according to control signals received from the Control Processor. The control signals, of course, are generated because of the Control Processor's decoding of microinstructions from CM. The three micro-orders; MESP (in the Special field), MEU (in the Store field), and MEU (in the S-bus field) that can be used in microinstructions involving DMS, must be used in tandem. That is, a signal sent to the DMS is generated from the "decoding" of a specific combination of the three micro-orders.

There are three signals generated directly from control memory that are used to control the MEM. In the Special field, "MESP" generates MESP. In the Store field, "MEU" generates the MEST signal. In the S-bus field "MEU" generates MEEN. Other signals which directly affect the MEM are MPCK, READ, TEN, IAK (CIREN). Table 7-3 indicates what 'control line' signal is generated by each combination of the micro-orders. The three micro-orders are used in a one-of-eight command structure. Because a combination of all three micro-orders must be used (Special field, Store field, S-bus field) only word type I microinstructions are used for DMS. Table 7-4 lists all the functions performed by each of the control signals referenced by table 7-3. The DMS functions are performed only in the microcycle during which they are asserted (with the exception of Q_4 , port 1).

Table 7-3. MEM Signals Invoked by Micro-Orders

LABEL	OP	SPEC	ALU	STORE	S-BUS	MEM SIGNAL	RULES (SEE NOTES)	
						_		
@	@	MESP	@	MEU	MEU	Q_0	1, 2, 3	
@	@	MESP	@	MEU	\$	Q_1	1, 2, 3	
@	@	MESP	@	\$	MEU	Q_2	1, 2, 3	
@	@	MESP	@	\$	\$	Q_3	1, 3	
@	@	*	@	MEU	MEU	Q_4	3	
@	@	*	@	MEU	\$	Q_5	3, 4	
@	@	*	@	\$	MEU	Q_6		
@	@	*	@	\$	\$	Q_7	_	

- @ = Any legal code
- * = Any legal code except MESP
- \$ = Any legal code except MEU

RULES GOVERNING MEM SIGNALS:

- 1. Must have a READ or RJ30 or WRTE in progress.
- 2. Must not occur in the next microinstruction following a READ or RJ30 or WRTE.
- 3. Must not occur in the same microinstruction as READ or RJ30 or WRTE.
- 4. Must be a READ or RJ30 or WRTE in progress before use of the micro-order.

Additional control information:

- When issuing a Q₅ command, further information is needed to indicate the utility register into
 which you wish to store information. Since the information has been presented on the S-bus and
 none of the registers require more than 11 bits of information themselves, several of the S-bus bits
 are reserved for determination of which register is activated.
- Bit 14 indicates that the MEM State Registers are to be loaded (i.e., enable/disable MEM; select system/user map). Bits 9 and 8 contain the status information.
- Bit 13 indicates that the Address Register is to be loaded. Bits 7 through 0 contain the address information.
- If a Q₄ signal has preceded this step by exactly one microcycle (i.e., Q₄, Q₅ in a row), then bit 14 will indicate that the Fence Register is to be loaded. Bits 10 through 0 contain the fence information.
- Bit 15 is used to override the Protected Mode, thus allowing these registers (specifically the State Registers) to be altered under microprogram control at any time.



Table 7-4. DMS Micro-Order Control Signals

SIGNAL	FUNCTION						
Q ₀	 Enable SYS/USR map to S-bus per MEAR bit 5:0 = SYS, 1 = USR. Store S-bus into PORTA/PORTB map per MEAR bit 7:0 = PORTA, 1 = PORTB. Relative map address specified by MEAR bits 4 through 0. 						
Q ₁	 Store S-bus into maps per MEAR bits 6 and 5:00 = SYS, 01 = USR, 10 = PORTA, 11 = PORTB. Relative map address specified by MEAR bits 4 through 0. 						
Q ₂	 Enable maps to S-bus per MEAR bits 6 and 5:00 = SYS, 01 = USR, 10 = PORTA, 11 = PORTB. S-bus bits 13 through 10 are always low. Relative map address specified by MEAR bits 4 through 0. 						
Q_3	1. Select opposite program map (does not change currently selected map per Q_5). 2. Can generate DMAFRZ to CPU.						
Q ₄	 Set "Status Command" flag through next Control Processor cycle (defines Q₆ operation). Reset to currently selected program map (nullifies Q₃). Set "Enable Base Page Fence" Flag through next Control Processor cycle (partly defines Q₅ operation). 						
Q ₅	 Store S-bus into MEM (other than maps) a. MEM State Register (2 bits) = S-bus bits 9,8: If S-bus bit 9 = 0, disable MEM; = 1, enable MEM. If S-bus bit 8 = 0, select SYS maps; = 1, select USR maps. b. MEM Base Page Fence Register (11 bits) = S-bus bits 10 through 0. c. MEM address Register (7 bits) = S-bus bits 6 through 0. Register selected by S-bus bits 15 through 13: If S-bus bits 15 through 13 = 000 = Base Page Fence Register; 001 = Address Register; 010 = State Register. 						
Q ₆	 Enable MEM data (other than maps) onto S-bus. a. Normally enables MEM Violation Register. b. If preceded by Q₄ signal microinstruction, Status Register enabled. 						
Q ₇	No MEM (DMS) microinstruction specified (NOP state for MEM).						

Notes:

- 1. MEAR is the MEM Address Register.
- 2. MAP bits 9-0 are transferred to/from S-bus bits 9-0.
- 3. MAP bits 11, 10 are transferred to/from S-bus bits 15, 14.
- 4. USR = User.
- 5. SYS = System.

7-34. GUIDELINES FOR WRITING LOADERS

Table 4-1 describes the HP IBL loader microprogram techniques, bit patterns for the Operator Panel registers, and information on the Remote Program Load Configuration Switches. Normally the HP supplied IBL microprograms will suffice for all user needs. If, however, you desire to write your own loader the guidelines outlined below may be of assistance. In addition, refer to the base set listing in appendix G (the IBL and Operator Panel microroutines) for examples of a workable loader and information on the use of the DES, LDR, DSPI, and DSPL micro-orders.

If you write your loader, it should be prepared *exactly* in the way you wish it to execute. The base set will configure the select code according to the information entered into the Operator Panel. One method that may work for you is to write the loader first in Assembly language then convert it to "machine code," then to a microprogram and finally, fuse the pROM's. If you have a double select code (i.e., magnetic tape or disc, SC10 and SC11, for example) the data channel select code should come first, then the command channel. In addition, follow these guides:

- There should be 64 (main memory) words or less designed to start at x7700, where $x = 0, 1, 2, \ldots, 7$.
- All select codes in the loader I/O instructions will be configured at IBL time as follows:
 - S-register bits 11 through 6 will be taken as the configuring select code, 10 (octal) will be subtracted from the configuring select code and the result added to the select code part of all loader I/O instructions except: if the select code in a loader I/O instruction is less than 10 (octal), the select code will not be modified.
 - Note that loader constants having bit 15 on, bits 14 through 12 off, bit 10 on, and bits 8 through 6 anything but 000 (this prevents halts from being configured), will be interpreted as I/O instructions and will be configured as per the information just presented above.
- At IBL time:
 - Word 64 of the loader will be forced to the starting address of the loader in two's complement form.
 - Word 63 of the loader will be unconditionally configured as described above (i.e., S-register bits 11 through 6 will be taken as the configuring select code, etc.). The standard HP loaders use word 63 as DCPC Control Word 1.

7-35. SUMMARY

In using any of the guidelines and microroutine examples presented in this section you must make the final judgement as to "usability" and "workability" of the microprograms you create because of the wide range of applications for microprograms. The base set (appendix G) should be referred to as an example of "correct" microprogramming. Also, section 14 provides examples of microprograms you may be able to use.

With the completion of your study of this section you are prepared to write microprograms for use in the HP 21MX E-Series Computers. The use of microprogramming support software is also necessary and the following sections of the manual provide all the rest of the information you need.

Section 8 PREPRATION WITH THE MICROASSEMBLER



PREPARATION WITH THE MICROASSEMBLER

SECTION

8

With the information in this final section of part II you will be able to prepare your microprograms so that they will be accepted by the RTE Microassembler. If properly prepared, your microprogram will be processed (using information in section 9) to generate micro-object code which is ready to load into WCS for execution in the computer. The section provides:

- A suggested method for preparing your microprograms.
- A description of the microassembler character set, fields, and other rules for preparation.
- Microassembler control methods.
- Methods of making microprogram starting address assignments and making other modifications using the pseudo-microinstructions.

The information in this section requires as a prerequisite, a study of the preceding sections (particularly sections 4 and 6).

8-1. PLANNING AND PREPARATION

Using the information on the microassembler (starting in paragraph 8-6) you can prepare your microprogram for input to the microassembler on punched cards, paper tape, or magnetic tape cartridges. It is suggested, however, that it may be easier to prepare the microprogram on a disc file. To prepare a file containing a microprogram, use the RTE system Interactive Editor as outlined below.

8-2. PLANNING

Plan the microprogram essentially the same way as for an Assembly language program but base the objective on the concepts discussed in section 1. Steps that must be taken to achieve the objective should be clear and the logical sequence for the microprogram perhaps prepared in flowchart form.

To prepare a microprogram taking full advantage of your system's RTE Interactive Editor program (EDITR), all that is needed is pencil, paper, and the system console. The instructions given here are intended for use at the system console in a single-user environment. If you are operating in a Multi-Terminal Monitor (MTM) environment, it is assumed that you have taken the HP RTE training course or have the assistance of a person familiar with the MTM.

The EDITR program provides the tool for generating the source code, and the RTE FMGR program provides a means for storing microprogram sources as files. The files can be accessed later for editing and microassembling. Complete instructions for using these RTE system programs are beyond the scope of this manual which only provides guidelines for use to prepare and edit microprograms. Complete information on the EDITR and FMGR is provided in other documentation supplied with your RTE-III or RTE-III system. If you have an RTE-II system, it is recommended that you obtain a copy of RTE-III: A Guide for New Users, part no. 92060-90012, from a Hewlett-Packard Sales and Service Office. The manual provides information on using the EDITR and FMGR for program preparation in either the RTE-III or RTE-II system environment.

8-3. PRELIMINARY INFORMATION. When preparing your microprograms using the EDITR, the first two lines of your microprogram should be the microassembler control instructions MICMXE and \$CODE; the last line should be the psuedo-microinstruction END. Paragraph 8-6 provides all the details on the microassembler you will need. You should read through these or refer to them before actually going on-line. After the microprogram is written, press any key on the system console to get an RTE prompt character (*). Then type RU,FMGR and press the RETURN key. The system responds by outputting a FMGR prompt character (:). Type LS and press RETURN, the system outputs another FMGR prompt. Type RU,EDITOR and press RETURN; the system outputs SOURCE FILE? followed by the EDITR prompt character (/). Enter a space (blank) character and press RETURN; the system outputs EOF. At this point the system console should show the following:

```
*RU,FMGR
:LS
:RU,EDITR
SOURCE FILE?
/^
EOF
```

where:

^ means a space (blank) character.

Typing errors can be corrected by backspacing (or use a CONTROL H) then retyping the correct entry. After completing the above, make subsequent corrections using the EDITR as described in the EDITR documentation.

8-4. FIELD TEMPLATE

It should be noted at this point that if desired, you can prepare complete short microprograms using the Microdebug Editor. The starting column for each field in microinstructions is taken care of for you by the MDE in this case. Examples in section 14 use this method to illustrate and familiarize you with the microprogramming support software. Details on the Microdebug Editor are included in section 10.

The method you can use to identify the starting columns for microinstruction fields when preparing microprograms for input to the microassembler with the RTE Interactive Editor (as described in paragraph 8-3) is to use the Editor Tab function. So, at this point, to create a "pseudo-coding form" that will locate the starting point of each field (assuming you have followed the instructions in paragraph 8-3); enter the following after the EDITR prompt showing on the console:

```
T:10,15,20,25,30,40
```

Press RETURN and the system will output another EDITR prompt. You may now enter your microprogram as described in the next paragraph. Remember to enter a space after each prompt (/) to reach column one of your "coding form". Use the semicolon (;) key as a tab key to reach desired microinstruction fields.

8-5. MICROPROGRAM ENTRY

When you have a template (pseudo-coding form), enter your microprogram (prepared according to the rules to follow). Enter a space after each prompt (/) to reach column one of your "pseudo-coding form" (usually the EDITR "Tab" function) and terminate each line by pressing the RETURN key. You can list any line in your microprogram by entering the number of the desired line. After entering your complete microprogram, go back to line 1 and list the entire program by entering Lnn (where nn is the number of lines in the program file) immediately following the EDITR prompt. Check the program for errors and make any corrections as necessary. Now assign the file a new name by entering ECnew (where new is a new file name) immediately after the prompt. For example:

/ECJOE1

The system outputs the message END OF EDIT followed by a FMGR prompt. At this point you will have created a file that contains your first microprogram. If your system console is a teleprinter (TTY), you have a hard copy of your microprogram; if your console is a CRT terminal, obtain a hard copy on the system list device by using the FMGR LIst command (LI, JOE1). Check the copy and correct any errors. Delete the "pseudo-coding form" line from your microprogram before microassembling (using information in section 9).

8-6. THE MICROASSEMBLER

The RTE Microassembler translates symbolic HP 21MX E-Series microprograms into binary object code. The object code is produced in either a standard format recognized by the RTE Microdebug Editor and the WLOAD subroutine or a special format to be used as input to the HP ROM Simulator. The source may be entered from an input device or the RTE system LS tracks. (Microassembler execution will be described in section 9.) Object code may be generated to an output device as well as to a disc file. The microassembler can also produce a symbol table map, listing of source records and generated code, and a cross-reference symbol table which will all be described in section 9. The rules for preparation with the microassembler are described in this section. The hardware/software environment for the microassembler is described in section 3.

8-7. MICROASSEMBLER RULES

The RTE Microassembler accepts 72-character fixed-field source records (from the devices mentioned in paragraph 8-6). The 72-column format allows sequencing of card decks if you choose to prepare your source records on that type of medium. Each source record falls into one of the following categories:

- Comment
- Control command
- Microinstruction
- Psuedo-microinstruction

An asterisk in column one of a source record indicates that the entire microassembler source is a comment. Control commands are described in paragraph 8-8. The microinstruction source records that may be used are described in detail in section 4 (in particular see figures 4-3 and 4-4) but general requirements for microassembler use are discussed in this section. The psuedo-microinstructions are fully described in this section.

Where there are deviations from specifications for a particular type of source record (or field as described below) the difference will be so noted. Any ASCII character may appear in the comments source record (i.e., asterisk in column one). Most characters are legal in labels except as noted in paragraph 8-15. A space may only begin a field if no micro-order is specified in that field.

8-8. CONTROL COMMANDS

Control command source records affect external characteristics of the microassembly (e.g., listing and object code formats). The control command must start in the first column. Blanks are permitted only preceding and within comments following the control command. Control commands may be intersperced with other source records to specify control over the microassembly process. Certain control commands must be used (as mentioned in paragraph 8-3) in specific places in your microprograms. To wit: the first source record of your microprogram must be a "MIC" control command. There are options that may be used with some of the control commands and they are so noted in the description of each command that follows. There should be only one control command per source record. All control commands except MIC begin with a "\$" (Dollar character) in column 1. No intervening spaces are allowed in any control statement other than as specified.

8-9. MIC ASSEMBLY COMMAND. For the HP 21MX E-Series Computer, a MICMXE control command must be the first line in the source file. This command indicates whether the source is a HP 21MX or HP 21MX E-Series Computer microprogram, respectively, and specifies certain microassembly options. The form of the command for this computer is:

 $MICMXE,p1,p2, \dots$

where:

"p1, p2, . . ." indicates a list of parameters. The parameters are optional and may appear in any order. The microassembly options are:

B = Output object code to the punch device.

R = Produce standard (relocatable) format object code.

S = Produce special format object code for the HP ROM Simulator.

L = List source and generated code on list device.

T = List a symbol table map on the list device.

C = Generate a cross-reference on the list device.

If "B" is not specified, no punched output is produced (this option does not affect the \$CODE output). The "R" and "S" optional parameters are mutually exclusive; if neither is specified, the micro-assembler defaults to the format specified for the "R" parameter. The "R" and "S" parameters affect both the punched and \$CODE (control command) output. (Note that the "B, R," and "S" parameters operate in a manner similar to Assembler conventions.) The "S" option is a special 32-microinstruction object code format. This special HP ROM Simulator format is reserved for system maintenance. Appendix E describes the format.

If the "L" option is not specified, only error and pass-completion messages will be written on the list device. \$LIST commands will be ignored. The "T" option provides a listing of label names and the corresponding octal address used in the microprogram. The "C" option, and all the options for microassembler output are described in section 9.

An example of the use of the MIC control command (starting in column 1) would appear as shown below:

MICMXE,L,T

Here, note that the microassembler will default to the standard format object code.

8-10. THE \$CODE COMMAND. The \$CODE command directs object code to be written to the specified file. The command has the following form:

```
$CODE=FNAME[:[security][:[crlabel]]][,REPLACE]
```

The "FNAME" parameter specifies the name of the file to be created. For the "R" parameter, a type 5 file is created for the object code to permit a checksum of the records. A type 3 file is created for "S" format object code (to prevent a checksum of the records, which would be invalid due to the different format) blanks are not permitted between subparameters (as indicated in paragraph 8-8). The "%" notation for octal values generally accepted in the microassembler is treated as an alphanumeric character string here (to be consistent with RTE). If a file with the same name already exists and the REPLACE option is specified, the existing file is purged. Otherwise, object code is generated only to the punch device. The "security" and "crlabel" parameters indicate the file security code and disc cartridge label respectively; these sub-parameters are optional.

Object code generated to the \$CODE file depends on the "R" or "S" option specified in the MICMXE command. For the suggested method of preparing your microprogram this control command should appear immediately after the MIC command.

8-11. \$PAGE COMMAND. The **\$PAGE** command causes a page eject and, optionally, replaces the heading during the listing of the microprogram. The forms of the command are:

```
$PAGE
$PAGE=title
```

The first form simply causes a page eject; the current heading is not altered. The second form, additionally, replaces the heading with the character string following the equal sign. The heading (title) is truncated after 60 characters. The \$PAGE command is ignored when listing is disabled.

- **8-12.** THE \$LIST AND \$NOLIST COMMANDS. The \$LIST and \$NOLIST commands have no parameters. The two commands control the source listing in the second pass of the microassembly. The \$NOLIST command disables the listing of the source records and generated code until a subsequent \$LIST command is encountered. These commands are ignored if the "L" option is omitted in the MIC assembly command.
- 8-13. \$PUNCH AND \$NOPUNCH. The \$PUNCH and \$NOPUNCH commands have no parameters. The effect that \$NOPUNCH/\$PUNCH have on the output depends on the object code format and the device. For "R" MIC command parameter format, disjoint code groups always cause a new (DBL) record to be written to the device of \$CODE file. For "S", if the "missing" portion of code (between two disjoint code groups) does not extend beyond the buffer, the space is simply filled with microwords containing all 1 bits. Otherwise, leader or an end-of-file separates disjoint code groups on a punch device or \$CODE file respectively (after padding the remainder of the buffer as before).

8-14. HP 21MX E-SERIES MICROINSTRUCTIONS

The format of the four microinstruction word types and all the micro-orders that can be used in the various fields are described in section 4 (in particular, figures 4-3 and 4-4). These source records can contain up to 72 characters with the legal field entries. To summarize section 4 information, the general uses for the four word types are defined below:

- Word type I executes:
 - Data transfers between main memory, the I/O section, and the Arithmetic/Logic section.
 - Logical and arithmetic functions on data.
- Word type II specifies data to be transferred to a specific register.

NOTE

Recall that the CNDX and J74 micro-orders are not permitted in the Special field for word types I and II.

- Word type III executes a conditional branch based on flags or data values. When the OP field
 micro-order is "RTN", the address field (field 6) must be empty: comments must not appear before
 column 31. Field numbers are reviewed next.
- Word type IV executes an unconditional branch or microsubroutine branch.

Microinstruction source records and psuedo-microinstruction source records (to be described in paragraph 8-19) have similar fixed-field formats and are distinguished by the mnemonic in the OP field. Each microinstruction source record contains seven fields with the starting column of each field as follows:

FIELD	COLUMN	MEANING
1	1	Label
2	10	OP/Branch
3	15	Special, or Branch modifier
4	20	ALU, Branch Condition, or IMM modifier
5	25	Store, or Branch Sense
6	30	S-bus, Branch Address or, IMM operands
7	40	Comments (see allowable exception below)

A mnemonic in any field must begin in the first column of that field. The seventh, (Comment) field must be separated from the last field by at least one blank column. For word type I microinstructions, the Comment field must *not* appear before column 35.

As shown in figure 4-4, the fields are fixed for microassembly language source records. A few things to remember about the fields are:

- Field 1 can contain a label that is no longer than eight characters.
- Field 2 contains a micro-order no longer than four characters. This field can also contain a
 psuedo-microinstruction (refer to paragraph 8-19 for the explanation of psuedo-microinstruction
 mnemonics).
- Field 3 contains a micro-order no longer than four characters.
- Field 4 contains a micro-order no longer than four characters.
- Field 5 contains a micro-order no longer than four characters.
- Field 6 contains a micro-order no longer than four characters (word type I,) or an operand (word type II,) or an address (word types III and IV).
- Field 7 contains comments only. Field 7 ends in column 72.

Some additional comments on the fields follow.

- **8-15. THE LABEL FIELD.** As mentioned above, a label (field 1) may be comprised of up to eight characters. The label may contain any ASCII character except a plus (+) or a minus (-). The first character must not be numeric or an asterisk (*), dollar sign (\$), or a percent sign (%). Each label should be unique within the microprogram and cannot contain spaces within the label. Names which appear in EQU psuedo-microinstructions (refer to paragraph 8-19) may not be used as source record labels in the same microprogram.
- **8-16. MICRO-ORDERS.** Fields two through six may contain any of the legal micro-orders used in word types I through IV. Refer to figure 4-4 for a list of the legal micro-orders. Word type II contains an operand in field 6 which must conform to the constrains listed in table 4-1.
- 8-17. ADDRESS FIELDS. Word types III and IV have address expressions in field 6. The address expressions may have one of the following forms:

```
number
label
label+ number
label- number
*
*+number
*-number
```

The asterisk means "current address". If "number" is preceded by a percent sign (%) or followed by a "B", the string represents an octal quantity. For EQU psuedo-microinstructions, any "label" must have appeared previously in a Label field. Refer to the table 4-1 explanations of the Address fields for further information.

8-18. COMMENT FIELD. This optional field can be any string of characters up to the limit of the source record (column 72). If you have comments that are long you may use an asterisk source record in the next line.

8-19. PSEUDO-MICROINSTRUCTIONS

Psuedo-microinstructions have a direct affect on the object code generated; however, they are not composed of micro-orders as defined by the Control Processor. The format of pseudo-microinstructions differs slightly from that of the microinstructions. The fields are as follows:

FIELD	COLUMN(S)	MEANING
1	1-9	Label
2	10	OP
3	30-39	Operand

■ The Operand field may start in any column between 30 and 39 inclusive. A Comment field may start in any column, separated by at least one blank column from the last field. The pseudo-microinstructions that can be used include ORG, ALGN, END, EQU, DEF, ONES, and ZERO. The function and constraints for the use of each pseudo-microinstruction are included below. Note the CM address assignment and modification pseudo-microinstructions include ORG and ALGN. EQU and DEF are also used in conjunction with CM addressing.

8-20. THE ORG PSEUDO-MICROINSTRUCTION. The starting address of each microprogram must be assigned by an ORG pseudo-microinstruction. The form of the ORG pseudo-microinstruction source record is:

LABEL	OP	OPERAND
_	ORG	expression

The ORG pseudo-microinstruction specifies the control memory address of the subsequent microinstructions. An ORG must precede the first generated microinstruction. Subsequent ORG pseudo-microinstructions are permitted: however, the specified CM address must not be less than the address of the next microinstruction. If the first ORG is not included the microassembler will default to set the CM address of subsequent microinstructions to CM location 27000 (octal). The Operand field may be any expression. Any label must have appeared previously in a Label field.

Section 6 on mapping and section 2 provide information on CM locations and CM software entry points of which you should be aware before using the ORG in a microprogram. Since it is unlikely that any of your microprograms will use an entire module, you should organize (or "map") each of your modules to accommodate several microprograms. This is done by placing branch microinstructions in some (or all) of the module starting addresses that can be accessed by OCT main memory instructions. Each of these branch microinstructions should point to a microprogram located within the module. For example:

							210142441
LOCATION	LABEL	OP/ BRCH	MOD/ SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
				:			
	MICPR01 MICPR02	ORG EQU EQU		•		27000B 27011B 27065B	
				:			1
27000 27001 27002	MICPR07 MICPR010	EQU EQU JMP JMP JMP	RJ30			27270B 27315B MICPR01 MICPR02 MICPR03	START ADDRESS 1 START ADDRESS 2 START ADDRESS 3
27007 27010		JMP JMP END		•		MICPR07 MICPR010	START ADDRESS 7 START ADDRESS 10

- * THE BEGINNING OF THE MICROPROGRAM WITH ENTRY POINT
- * LABEL MICPRO1 SHOULD THEN ORG AT LOCATION 27011B.

Each label referenced by a JMP micro-order must be defined in a microprogram that maps the module. In most cases, the number of required starting addresses will be unknown until the number of prepared microprograms uses all (or almost all) 256 locations in a module. To allow for these cases, module addresses can include the RJ30 micro-order to modify the target address by using bits 3 through 0 of the OCT main memory instruction. The microprogram pointed to by using the JMP,RJ30 microinstructions should be simply a table of starting addresses of other microprograms. Examples of mapping techniques are discussed further in section 6.

Using the information provided and your present and anticipated microprogramming requirements, you can determine whether or not your module should be mapped. You should also be able to determine the starting addresses of some of your microprograms. The module mapping microprogram should consist of a MICMXE control command, an ORG psuedo-microinstruction specifying the first module location (e.g., 27000), a list of EQU pseudo-microinstructions associating values with labels, a sequence of branch microinstructions, and an END pseudo-microinstruction. After preparing and microassembling the mapping microprogram, load it into the desired Writable Control Store (WCS) board by using the microdebug editor (MDE) or WLOAD subroutine. (Refer to sections 10 and 11 for information on loading.) Once the module map is loaded into WCS, MDE or WLOAD can be used to load each microprogram into WCS beginning at the microprogram's starting

8-21. ALGN. The form of the ALGN psuedo-microinstruction is:

L	ABEL	OP	OPERAND
	_	ALGN	_

ALGN alters the control memory address so that subsequent microwords start on a 16-word boundary (i.e., the next microword is located at the next address where the lower 4 bits of the address are zero). This is useful for setting the origin of tables which are indexed by the lower four bits of a branch microinstruction (i.e., using the RJ30, J74, etc., micro-orders). Examples of the use of ALGN (and some of the other pseudo-microinstructions) appear in section 4.

8-22. THE END PSEUDO-MICROINSTRUCTION. The form of the END pseudo-microinstruction is:

LABEL	OP	OPERAND
_	END	

The END pseudo-microinstruction marks the end of a microprogram. This must be the last source record in any microprogram.

8-23. EQU. The form of the EQU pseudo-microinstruction is:

LABEL	OP	OPERAND
label	EQU	expression

The EQU pseudo-microinstruction associates the value of the *expression* with the label. This is useful for symbolically referencing locations external to the microprogram (i.e., branch target addresses). Examples of EQU might look like:

Character column:

1	1	0 3	0
Fields:	Field 1	Field 2	Field 6
Content:	HALT RELO START	EQU EQU EQU	34000B 36000B RELO

8-24. DEF. The form of the DEF pseudo-microinstruction is:

LABELOPOPERANDlabelDEFexpression

The DEF pseudo-microinstruction generates a 24-bit microword with the contents equal to the absolute value of the *expression* address in control memory. The "label" field may be left blank. Examples of the use of the DEF pseudo-microinstruction might look like:

Character column:

DEF is not normally used for user microprogramming.

8-25. THE ONES AND ZERO PSEUDO-MICROINSTRUCTIONS. The form of the ONES and ZERO pseudo-microinstructions are:

LABEL	OP	OPERAND
label	ONES	_
label	ZERO	_

The ONES and ZERO pseudo-microinstructions each generate a microword with the content equal to either all ones or zeros, respectively. The "label" field may be blank. An example of the use of ONES is:

Character column:

1 10

Fields: Field 1 Field 2

Content: NEG 1 ONES

An example of using ZERO would be:

Character column:

Fields: Field 1 Field 2 Field 7

Content: NULL ZERO NO BITS

ONES and ZERO are not normally used for user microprogramming.

8-26. SUMMARY

The information presented thus far should bring you to the point where your microprogram is complete and ready to microassemble then execute using the information in part III. The control command and pseudo-microinstructions are summarized below.

• Control commands (start in column one):

```
MICMXE,B,L,T,C,R(or S)
$CODE=FNAME[:[security] [:[crlabel]]] [,REPLACE]
$PAGE=title
$LIST
$NOLIST
$PUNCH
$NOPUNCH
```

• Pseudo-microinstructions:

■ Columns	1-9	10	30-39
	LABEL	OP	OPERAND
	_	ORG	expression
		ALGN	
	_	END	_
	label	$\mathbf{E}\mathbf{Q}\mathbf{U}$	expression
	label	DEF	expression
	label	ONES	_
	label	ZERO	

See figure 4-4 for a summary of all the micro-orders you have available for microinstructions.

PART III Microprogramming Support Software and Hardware

	:			

Section 9 USING THE RTE MICROASSEMBLER

USING THE RTE MICROASSEMBLER

SECTION

9

This section provides instructions for actually microassembling your microprograms. The assumption here is that you have prepared your microprogram using the information from part II of this manual. It is also assumed that the RTE Microassembler is present in the RTE II or III operating system. Refer to section 3 in this manual for guidelines on preparing for microprogramming. Some additional information on using the RTE system is provided but, for complete coverage, it is expected that you will refer to the RTE system manuals listed on the documentation map in the preface of this manual.

This section provides information on executing the microassembler and information on output such as:

- Binary object code
- Microassembled listings
- Symbol table output

In addition you will find information on the RTE Microassembler Cross-ReferenceGenerator and microassembler messages output to the list device and operator's console.

9-1. USING THE MICROASSEMBLER

As described in section 8, the microassembler accepts fixed-field microprogram source records of up to 72 characters in length. Each source record contains either one microinstruction, one psuedomicroinstruction, or one microassembler control command. The microassembler processes the input source records and produces the binary object code of the microprogram. If specified by the initial microassembler control command (MICMXE), the microassembler also produces a microprogram listing in both symbolic and octal format, a symbol table, and error messages. Refer to sections 4 and 8 for descriptions of microinstructions acceptable by the microassembler. Section 8 also contains a description of pseudomicroinstructions and microassembler control commands. The following paragraphs provide a procedure for microassembling a microprogram. The procedure assumes that you are using the RTE system console and that the microassembler program, MICRO, is discresident. If MICRO is available only on paper tape, load it using the RTE LOADR as described in the RTE II/III Operating Manual. If the microprogram source is not in a disc file, MICRO can read it from some input device in the system. Section 3 provides more information on preparing to use microprogramming support software.

9-2. EXECUTION COMMAND

The microassembler may be scheduled in the RTE system with one of the following commands. All parameters are optional. (The instructions that follow this definition explain one method of executing the microassembler.)

 $RU, MICRO, input, list, output, lines, console\\ ON, MICRO, input, list, output, lines, console\\$

• The "input" parameter indicates from what logical unit (LU) the source is to be read; the default is LU 5, an input device. If the "input" LU is 2, the system disc, the source is read from the system LS tracks. You must move the source onto the LS tracks prior to entering the ON command.

NOTE

If MICRO is run from the File Manager (:RU,MICRO), the *input* default is LU 1, not LU 5.

- The "list" parameter indicates to what logical unit the listing is to be written. The default is LU 6, the standard list device.
- The "output" parameter indicates to what logical unit the object code is to be directed. The default is LU 4, possibly a paper tape punch, or magnetic tape (some output device).
- The "lines" parameter indicates the number of printable lines on the list device, exclusive of a three-line header. The default is 56.
- The "console" parameter indicates the default is LU 1, the operator console.

If the microprogram was prepared and stored in a disc file using the method suggested in section 8, perform the final edit and prepare to microassemble the program as follows:

 Press any key on the system console to get an RTE prompt (*). Then enter RU,FMGR to get a FMGR prompt (:). Make the following FMGR entries one at a time:

LS MS, name

where:

name is the name you assigned to the microprogram during program preparation. The system outputs the following:

FMGR 015 LS LU lu TRACK trk

where:

FMGR 015 is a "non-error" message, lu is the LU number of the disc, and trk the disc track number.

- Run the microassembler program by entering the following command after the FMGR prompt:
- RU, MICRO, 2, list,output,lines,console

where:

2 is the logical unit (LU) number of the disc LS track. In this procedure, it is assumed that the microprogram source was input to the disc as described above. If you are using some other input device, insert that device's LU number. If no input device is specified, this parameter defaults to LU number 1 or 5 as explained at the beginning of paragraph 9-2. The other parameters have also explained previously.

• The program title, MICROASSEMBLER, is printed and pass 1 begins. If the "T" parameter is included in the MICMXE microassembler control command (in the source microprogram), the microassembler prints the symbol table at the conclusion of pass 1. Pass 2 begins immediately and the microassembler outputs the listing ("L" parameter) and if the "R" parameter was specified, relocatable object tape; this completes the microassembly.

NOTE

If pass 2 fails to begin, check that the "output" device is turned on. The microassembler will cycle in a loop until the punch is turned on.

Paragraphs 9-3 through 9-7 describe the various outputs of the microassembler. Error messages and information messages are described in paragraph 9-8.

9-3. THE MICROASSEMBLER OUTPUT

The following paragraphs describe all forms of output from the RTE Microassembler. The forms are:

- Binary object code.
- Source and octal microprogram listing.
- Symbol table.
- Messages.

The cross reference generator, which can be an output of the microassembler if the "C" option is specified in the MICMXE control command, is described in paragraph 9-7.

9-4. BINARY OBJECT CODE

The standard object code output by the microassembler to a disc file or some other output device consists of one or more microinstruction records. Appendix E shows the format as it appears on paper tape. One microinstruction record holds up to 27 microinstructions and 5 16-bit words of header information. Each source microinstruction requires 32 bits (two words) in the object format: an 8-bit address and 24 bits for the microinstruction. Therefore, the length of the microinstruction record comprises:

Five words of header plus 2n words for n microinstructions (two words for each microinstruction)

5 + 2n words for one microinstruction record.

The maximum number of microinstructions in one microinstruction record is 27. Consequently, the maximum record length equals $5+(2\times27)$: 59 words. The last object record is a four-word End Record. When the microprogram consists of more than 27 microinstructions, a series of instruction records are produced with the last one haveing 27 or less microinstructions. For example, if 57 microinstructions are assembled, three microinstruction records and an End Record are produced as follows:

Microassembling

- Microinstruction record 1, consisting of 5 words of header and 54 words for 27 microinstructions: 59 words total.
- Microinstruction record 2, consisting of 5 words of header and 54 words for 27 microinstructions: 59 words total.
- Microinstruction record 3, consisting of 5 words of header and 6 words for 3 microinstructions: 11 words total.
- The End Record, consisting of 4 words.
- The total microassembler object code is 133 words for the microprogram.

The standard object format is accepted by all programs that accept standard relocatable format. Therefore, the object code can be stored from an imput device into a disc file as a binary relocatable by the FMGR STore command. If the microprogram includes a \$CODE microassembler control command as described in section 8, the microassembler automatically stores the object code into a disc file.

The microassembler outputs non-standard HP ROM Simulator object code to the device if the "B" and "S" parameters are included in the MICMXE microassembler control command as described in section 8. Appendix E also shows the format of this type of object tape.

9-5. MICROASSEMBLER LISTING OUTPUT

The microassembler prints the microprogram source and the generated octal code on the system list device if the "L" parameter is included in the MICMXE microassembler control command (Refer to section 8 for details on MICMXE.) Appendix G (the base set) is an example of listing output. Section 14 provides examples of user microprograms. Note that from left to right the listing output contains a line number (decimal), the CM address (octal), the 24-bit microinstruction content at that address in octal form, then the seven fields of microinstructions.

9-6. SYMBOL TABLE OUTPUT

The microassembler prints a symbol table on the list device if the "T" parameter is included in the MICMXE microassembler control command (section 8). An example symbol table output is shown here. The actual content will, of course symbol table lists the symbols or labels used in the microprogram. Absolute octal addresses for the symbols are also output. If addresses are terminated by the letter "X" it indicates a symbol defined by an EQU pseudo-microinstruction in the microprogram.

SYMBOL TABLE	
MOVE	032412X
GOTO	032421X
RET	$032427\mathrm{X}$
LAST	032717X
OUT	032011
ERR1	032012

9-7. USING THE CROSS-REFERENCE GENERATOR

Assuming that the RTE Microassembler Cross-Reference Generator program is configured into the RTE software system, it is run automatically by the microassembler if the microprogram includes the "C" parameter in its MICMXE microassembler control command. However, you can run the generator independently by using either an RTE or FMGR command as follows:

ON, MXREF, input, list, lines, console RU, MXREF, input, list, lines, console

The parameters are optional and correspond to those defined for the microassembler execution command described in paragraph 9-2. Informative messages and error messages output by the Cross-Reference Generator (MXREF) are described in paragraphs 9-8 and 9-9. Additional points about the Cross-Reference Generator follow:

- MXREF does not flag erroneous statements. In fact, MXREF looks at only the label and expression fields, using field 2 and, in some cases, field 3 to determine the instruction format.
- Statements which contain invalid mnemonics in field 2 are treated as word type IV micro-instructions, causing field 6 to be cross-referenced as an expression.
- MXREF will cross-reference characters in the label and expression fields of statements which do not permit labels or expressions.
- In the cross-reference output, the first line number is the line on which the symbol was defined (ie., appears in the label field); subsequent line numbers are lines on which the symbol was referenced. (If the symbol appears in the label field of more than one statement, subsequent "definitions" are cross-referenced as references to the first occurrence.)
- MXREF flags undefined and unreferenced symbols with the messages:
 - **NOT DEFINED**
 - **NOT REFERENCED**
- The output does not exceed 72 characters per line.
- MXREF outputs some summary statistics which may be of general interest, viz.:

number of symbols (defined and undefined) number of references (excluding definitions) number of source lines (including control commands).

Microassembling

The first four mentioned above allow MXREF to cross-reference programs which may not be correct micro-programs. The resulting cross-reference listing may be useful in determining the external symbols which must be defined with an EQU statement, or in finding all references to a misspelled symbol. An example MXREF output is shown below.

PAGE 0001 RTE MICRO CROSS-REFERENCE REV.A 760718

SYMBOLS=0012 REFERENCES=0013 SOURCE LINES=0144

COMPARE	0071	0134		
ENDCHK	0133	0105		
EXIT	0143	0045	0055	
HORI	0030	0115		
INTCHK	0105	0087	0090	
INTEXIT	0112	##NOT	REFERENCED**	
INTRTN	0122	0040		
SETY	0050	0139		
SORT	0036	0031		
STRTPASS	0062	0138		
SUBTRACT	0089	0085		
SWAP	0096	0088		

9-8. MESSAGES

The microassembler and Cross-Reference Generator output two kinds of messages. Error messages are output to the system list device; informative messages are output to either the system list device or to the operator's console (which is not necessarily logical unit 1). Informative messages and error messages described in paragraph 9-9, are described in paragraphs 9-9 and 9-10 respectively.

9-9. INFORMATIVE MESSAGES

The applicable one of these two messages are printed on the system list device:

END OF PASS n: NO ERRORS

This is the normal pass-completion message where n is the pass number.

END OF PASS n: e ERRORS

This message indicates the number of errors detected during the pass; n is the pass number and e is the number of error messages.

The messages that can be output to the operator's console follow:

/MICRO: RE-INPUT SOURCE AND *GO

This message means that the microassembler was unable to get necessary disc tracks when the microprogram source was input from a device other than the disc. To recover, reposition the source, and schedule the microassembler with the RTE GO command (GO,MICRO, etc.). Thismessage can appear between the two microassembly passes and before the cross-reference generation.

/MICRO: END

This is the normal conpletion message for the microassembler.

/MICRO: END WITH ERRORS

Error messages appear on the list device.

/MICRO: ABORT

This message means that the microassembler detected an irrecoverable error and aborted.

/MXREF: END

This is the normal completion message for the Cross-Reference Generator.

/MXREF: RE-INPUT SOURCE AND *GO

Same as for the microassembler RE-INPUT message except applicable to the Cross-Reference Generator when the "C" option's used with the "MIC" control command.

/MXREF: ABORT

This message indicates that a irrecoverable error was detected in the Cross-Reference Generator.

9-10. ERROR MESSAGES

The microassembler checks each microinstruction for errors during microassembly. If an error is detected, an error message is written to the list device. Following all error messages for a source record, the source record itself is printed. The form of the error message is:

**ERROR e IN ln1 (See ln2) message:

where:

e is an error number defined in table 9-1;

1n1 is the line number of the source line containing the error;

ln2 is the line number of the previous source line (if any) containing the same error.

message is the error message.

Table 9-1 gives the complete meaning of each error message recovery procedure, and/or the microassembler action taken.

Table 9-1. Microassembler and Cross-Reference Generator Error Messages

	le 3-1. Microassembler and Cross-Melerence Generator Error Messages
ERROR NUMBER	MESSAGE/MEANING/RECOVERY
1	DUPLILCATE LABEL IN FIELD 1. The microinstruction label is the same as a previously used label or EQU symbol. This occurrence of the symbol is ignored and its first definition holds.
2	INVALID OP IN FIELD 2. A NOP micro-order is inserted in field 2.
3	INVALID SPECIAL IN FIELD 3. A NOP is inserted in field 3.
4	INVALID CONDITION IN FIELD 4. An ALZ is inserted in field 4.
5	INVALID ALU IN FIELD 4. A PASS micro-order is inserted in field 4.
6	INVALID MÖDIFIER IN FIELD 4. A HIGH micro-order is inserted in field 4.
7	INVALID STORE IN FIELD 5. A NOP is inserted in field 5.
8	INVALID S-BUS IN FIELD 6. A NOP is inserted in field 6.
9	INVALID SENSE IN FIELD 5. Micro-order in field 5 is not RJS and is ignored.
10	MISSING ORG. Origin is set to 27000B.
11	INVALID CONSTANT IN FIELD 6. The Operand of a word type II microinstruction is out of range. A value of 0 is inserted in field 6.
*12	\$CODE IGNORED: NO BUFFER SPACE. Insufficient memory for object code buffer. Object code is only punched on tape (if B parameter included in MICMXE microassembler control command).
*13	\$CODE IGNORED: CANNOT BUILD FILE. Object code is punched only on tape (if B parameter included in MICMXE microassembler control command. This message is followed by the FMGR error code.

Table 9-1. Microassembler and Cross-Reference Generator Error Messages (Continued)

ERROR NUMBER	MESSAGE/MEANING/RECOVERY
*14	INVALID FILE REFERENCE. Syntax error occurred in <i>filename</i> , security, or crlabel specification. (Refer to the <i>Batch and Spool Manual</i> .) Object code is only punched on tape (if B parameter included in MICMXE microassembler control command).
15	NOT TYPE-3 SPECIAL IN FIELD 3. A NOP is inserted in field 3.
16	NOT TYPE-1/2 SPECIAL IN FIELD 3. A NOP is inserted in field 3.
17	NOT TYPE-4 SPECIAL IN FIELD 3. A NOP is inserted in field 3.
*18	INVALID CONTROL COMMAND. The microassembler assumes the parameter defaults of the MICMXE control command.
19	INVALID EXPRESSION IN FIELD 6. Branch address is out of permitted range, or target label address is undefined. A value of 0 is inserted into field 6.
**20	NO SOURCE. Microprogram source input device is not ready or the micro-assembler program (MICRO) was given incorrect input device LU number. Check input device; and MICRO command. Make necessary correction and micro-assemble again.
*21	MISSING END. The microprogram has no END statement. Correct and microassemble again.
*22	SYMBOL TABLE OVERFLOW. The microprogram has too many labels; or insufficient memory to build symbol table.
23	ADDRESS OUT OF RANGE IN FIELD 6. Branch address is out of permitted range. A value of 0 is inserted into field 6.
*24	LABEL NOT ALLOWED IN FIELD 1. The characters in field 1 are ignored.
*25	FIELDS 4 & 5 MUST BE BLANK. These fields are ignored in word type IV instructions.
26	ADDRESS SPACE OVERFLOW. Branch address is greater than 37777B (16383). A value of 0 is inserted into field 6.
**27	INVALID OR MISSING MICRO COMMAND. The MICMXE microassembler control command is incorrect or missing; microassembly aborts. Correct the line and microassemble again.
*28	DUPLICATE MICRO OPTION IGNORED. A parameter appears more than once in the MICMXE control command. The first appearance is accepted; the others are ignored.
*29	FILE I/O ERROR. This message is followed by a FMGR error code. Object code is punched only on tape (if B parameter included in MICMXE microassembler control command).
**30	INVALID MICRO OPTIONS. A microassembler control command has incorrect parameter(s). The parameter(s) is ignored.
*31	INVALID LABEL IN FIELD 1. The label contains a plus (+) or minus (-) sign or begins with a percent (%) character.
*32	SECOND \$CODE IGNORED. Only one \$CODE control command is allowed; subsequent ones are ignored.

Table 9-1. Microassembler and Cross-Reference Generator Error Messages (Continued)

ERROR NUMBER		MESSAGE/MEANING/RE	COVERY
*33	EXPRESSION NOT ALL	OWED IN FIELD 6. The c	haracters in field 6 are ignored.
	CROSS REFEREN	ICE GENERATOR MESS	AGES
1	SYMBOL TABLE OVER	RFLOW	
2	NO SOURCE		
NOTES:			
Messages flagged with a single asterisk (*), he are flagged with a double asterisk (**).		have no effect on general	ed code. Non-recoverable errors
2. Unless the microassembly process is abouted (/MICRO: ABORT message listed on system console), you can correct any of the above errors by using the Microdebug Editor and execute the microprogram from WCS. However, the resulting object code is not suitable for burning pROM's. To burn pROM's, you must correct the microprogram source and reassemble to get an error-free object code direct from the microassembler.			or and execute the microprogram ng pROM's. To burn pROM's, you

Section 10 USING THE RTE MICRODEBUG EDITOR

USING THE RTE MICRODEBUG EDITOR

SECTION

10

The Microdebug Editor (MDE) allows you to load microprogram object code into WCS, debug the code, and execute the microprogram. Using the debugging features as illustrated in section 14, you may also write short microprograms using the MDE. In order to use MDE, it is necessary that the WCS boards be assigned subchannel base addresses or initialized for the transfer of the microcode. Complete information required to write WCS initialization programs is given in the Driver DVR36 Manual. Example WCS initialization procedures are included in section 14.

MDE provides its own prompt character (\$) and responds to its own set of operator commands. When you use MDE, you must observe the operator command syntax (described in table 10-1) and the following conventions:

- A numeric parameter is assumed to be positive unless preceded by a minus sign (-).
- A numeric parameter with the letter "B" suffix indicates the parameter is octal. Otherwise the numeric parameter is assumed to be decimal.
- Two adjacent commas (,,) or colons (::) mean a parameter assumes its default value.
- Leading blanks (spaces) and blanks preceding or following a comma or a colon are ignored.
- All inputs must be terminated by a carriage return (CR).

Table 10-1. MDE Operator Command Syntax

ITEM	MEANING
UPPER CASE	These characters are literals and must be specified as shown.
lower case	These characters only indicate the type of information required.
REad	This combination means that the RE is literal and must be used as shown; the remaining characters are for information only and need not be used.
[,item]	Items within brackets are optional. You can default the item by omitting it or by replacing it with a comma if other items follow it.
,item1 ,item2 ,item3	This indicates that any one of the items listed may be used. You can default the selection by omitting it or by replacing it with a comma if other items follow it.
item1 item2 item3	This indicates that one of the items listed must be used.
namr	This indicates one parameter with up to two subparameters separated by colons. Subparameters are allowed on the first parameter only. Examples:
	namr=filename [:security code [:crlabel]] -and- namr=logical unit number

10-1. SCHEDULING MDE

You can schedule the Microdebug Editor program (MDEP) by using either an RTE ON command or an FMGR RU command. (MDEP can also be called by another program as shown at the end of this section.) To schedule MDEP use either of the following commands:

```
ON,MDEP[,lu1[,lu2[,lu3[,lu4]]]]
```

RU,MDEP[,lu1[,lu2[,lu3[,lu4]]]]

where:

lu1 is the logical unit (LU) number of the console you are going to use to communicate with MDE;

lu2 is the LU number of the WCS board you will be using;

lu3 is the LU number of an additional WCS board (if required);

lu4 is the LU number of a third WCS board (if required).

Upon initial execution, MDE must determine the computer type you are using by making the following request:

```
COMPUTER TYPE: 1=21MX,2=21MX E=SERIES TYPE(1 OR 2)?
```

You must respond by entering the number "2". This request will not appear with any subsequent use of MDE unless the RTE system is re-booted or MDE is rescheduled.

MDE requires the driver DVR36 and WCS I/O Utility routine WLOAD for its operations. MDE locks all WCS logical units in a WCS LU table (WSCLT); any LU's added to the WCSLT are also locked. You can load, read, modify, debug, and dump microprogram object code by using MDE operator commands. MDE, when used as routine MDES, may also perform these operations in your applications environment. The MDE operations work with all the WCSLT LU's and with control memory addresses issued by the operator commands. Termination of MDEP (or the MDES calling program) unlocks all WCS logical units.

10-2. MDE COMMANDS

Table 10-2 summarizes the commands for using the MDE; more detailed explanations of the commands are given below. MDE will not allow operations in the base set area of control memory. The valid range of control memory address parameters is 2000 through 37777 octal. MDE outputs a dollar sign (\$) character as a prompt.

Table 10-2. Summary of Microdebug Editor Commands

CONTROL COMMANDS	DESCRIPTION	
??	Explains error code.	
EX	Terminates MDE.	
I/O COMMANDS	DESCRIPTION	
DU	Dumps specified binary object code of current WCS-resident microprogram(s) to a LU or disc file.	
LD	Loads microprogram binary object code onto WCS (write verified).	
LU	Add or delete WCS logical units to or from a WCS LU table (WCSLT).	
EDIT COMMANDS	DESCRIPTION	
DE	Delete microinstruction at specified control memory addresses by replacing with NOP's.	
RE	Replace microinstruction at specified address.	
SH	Show microinstruction at specified address on the operator console.	
DEBUG COMMANDS	DESCRIPTION	
BR	Set breakpoint into microprogram at specified control memory address.	
CL	Clear breakpoint in microprogram at specified control address.	
LC	Locate object code in control memory for use with breakpoint.	
PR	Set up additional parameters for use with next MDE RU command.	
RU	Execute microprogram by executing the appropriate main memory instruction.	
SE	Set registers to values desired for next execution of MDE RU command.	

10-3. ?? COMMAND

This command expands an MDE error code. (MDE error codes are listed and defined in table 10-3.) The

??[,number]

where:

number is the error number. If *number* is omitted, the last error code issued is expanded. If *number* is xx, error code xx is expanded. If number is 99, all error codes are expanded. (Refer to table 10-3)

10-4. EXIT COMMAND

This command terminates the MDE. (If in MDES, returns to calling program.) The command format is:

EXit

10-5. DUMP COMMAND

This command transfers the contents of WCS to a file or logical unit. The command format is:

DUmp,namr1[,xxxxx[,yyyyy]]

where:

namr1 is the logical unit number or the name of a file to which the object code is to be transferred. If namr1 is a file, the file is created by this command.

xxxxx and yyyyy are the upper and lower control memory addresses of the object code to be transferred. The range xxxxx to yyyyy inclusive are transferred for all LU's in the WCS logical unit table (WCSLT). If xxxxx and yyyyy are zeros (default values), all logical units in the WCSLT are transferred.

10-6. LOAD COMMAND

This command loads the binary object code into WCS; the entire load is write verified. The command format is:

LD,namr1

where:

namr1 is the logical unit number or the name of a file from which binary object code is to be transferred. If namr1 is a file, it may have been created by the DU command or by microassembly of a \$CODE control statement.

Any microprograms residing in WCS that are overlayed by an LD command are lost.

10-7. LU COMMAND

This command adds or deletes WCS logical units to or from the WCSLT and enables or disables WCS LU's that are in the WCSLT. The command format is:

where:

lu1, lu2, etc. are WCS LU's for MDE use. A maximum of 12 LU entries are permitted. A negative LU number causes the LU to be deleted from the WCSLT. An LU entry prefixed by the letter "E" logically enables that LU and, prefixed by the letter "D" disables that LU. (The WCS board or boards must already be physically enabled.) Valid LU numbers must be in the range 0 through 63.

MDE responds to the LU command by outputting a status table as follows:

LU#	RANGE	STATUS
lu1	xxxxx-yyyyy	z
lu2	xxxxx-yyyyy	z
lux	xxxxx-yyyyy	z

where:

lu1, lu2, etc., are the WCS LU's currently used by MDE;

xxxxx-yyyyy is the range of control memory set for a particular LU;

z is "1" for an enabled LU, "0" for a disabled LU (disabled includes downed LU's), or "P" for a pseudo-disabled (physically-enabled) LU.

The LU command adds LU's to the WCSLT in the order they are entered. If the LU parameters are defaulted, the current WCSLT is displayed. All LU's in the WCSLT are locked by MDE and released when MDE or the calling program is terminated.

10-8. DELETE COMMAND

This command deletes a microinstruction or range of microinstructions from WCS. The deleted microinstructions are replaced by NOP micro-orders (PASS in the ALU field). The command format is:

DElete,xxxxx[,yyyyy]

where:

xxxxx and yyyyy are the lower and upper control memory addresses of the range of microinstructions to be deleted. If yyyyy=0 (default), only xxxxx is deleted.

10-9. REPLACE COMMAND

This command replaces a microinstruction or range of microinstructions in WCS. The command format is:

REplace,xxxxx[,yyyyy[,O]]

where:

xxxxx and yyyyy are the lower and upper control memory addresses of the range of microinstructions to be replaced. If yyyyy=0 (default), only xxxxx is considered. The optional letter "O" causes the object code as well as the micro-orders of each microinstruction to be displayed as each replace is made.

MDE responds to the REPLACE command as follows:

xxxxx field2 field3 field4 field5 field6 zzz zzzzz

where:

field2 through field6 are the micro-orders of the microinstruction at control memory address xxxxx and zzz zzzzz is the object code of the microinstruction. \$\$ is a prompt for your response.

You may respond to the \$\$ prompt as follows:

nfield2,nfield3,nfield4,nfield5,nfield6 www.wwww

/ or nn or A

where:

nfield2 through nfield6 are the desired replacement micro-orders for each field of the new microinstruction. The field micro-orders must be entered in the order shown. If any field is defaulted by ,, or omitted, that field remains the same as in the original microinstruction.

www wwwww is the new microinstruction (in octal) displayed by MDE if the REPLACE command was used with the optional letter "O". If www or wwwww=0 (default), the old value remains.

/ leaves the current microinstruction unchanged and moves to the next one. If control memory address yyyyy is exceeded, the REPLACE command is terminated.

nn is a positive integer from 1 through 99 and causes the REPLACE command to move its pointer nn locations in control memory, displaying each microinstruction as it increments. If yyyyy is not exceeded, the last microinstruction displayed is the one ready to be replaced. If yyyyy is exceeded, the REPLACE command is terminated.

The letter "A" terminates the REPLACE command; all the remaining microinstructions are unchanged.

Each time a microinstruction is replaced the new microinstruction is microassembled and the RE-PLACE command pointer moves to the next microinstruction. If yyyyy is exceeded, the REPLACE command is terminated.

10-10. SHOW COMMAND

This command displays a microinstruction or range of microinstructions residing in WCS. The command format is:

SHow,xxxxx[,yyyyy[,O]]

where:

xxxxx and yyyyy are, respectively, the lower and upper control memory addresses of the range of microinstructions to be displayed. If yyyyy=0 (default), only xxxxx is displayed. The optional letter "O" causes the object code as well as the microinstruction to be displayed.

MDE responds to the SHOW command as follows:

xxxxx field2 field3 field4 field5 field6 zzz zzzzz

yyyyy field2 field3 field4 field5 field6 zzz zzzzz

where:

field2 through *field6* are the micro-orders of the microinstruction at a particular control memory address and *zzz zzzzz* is the object code of the microinstruction.

10-11. BREAKPOINT COMMAND

This command sets a breakpoint or breakpoints at a control memory address or addresses. This command may also simply display the current set of breakpoints. The command format is:

BReakpoint[,break1[,break2[,break3]]]

where:

break1, break2, and break3 are the control memory addresses of the breakpoints to be set. If break1=0 (default), the current set of breakpoints is displayed. The maximum number of breakpoints that can be set is three.

MDE

MDE responds to the BREAKPOINT command as follows:

BREAK1 xxxxx BREAK2 xxxxx BREAK3 xxxxx

where:

BREAK1, BREAK2, and BREAK3 designate the breakpoints and xxxxx is the control memory address of a breakpoint.

Before setting a breakpoint, you must locate the desired control memory address by using a LOCATE (LC) command. Also, observe the following rules when using breakpoints:

- When a breakpoint executes, all registers (except the counter) that can be displayed by the SET command (paragraph 10-16) are saved. Note that the IR and the M-register are two of the registers that are not saved.
- A breakpoint cannot be set on a microinstruction that uses any bits in the Instruction Register.
- A breakpoint can be set within a microsubroutine but, if this is done, it cannot be reentered.
- A breakpoint cannot be set at the control memory address of a microinstruction passing data from the T-register within two microinstructions following a READ micro-order.
- A breakpoint can be set on a conditional branch microinstruction but it cannot be reentered.
- A breakpoint may be set on a microinstruction that uses a register which is lost when breaking; however, the register will not be restored if execution continues.
- A breakpoint may be set on a microinstruction that uses any one of a set of Special micro-orders but continued execution will be unpredictable. This set of Special micro-orders is: INCI, IOFF, IOG, IOI, ION, and IOO.
- Breakpoints cannot be set in the CM area occupied by the MDE breakpoint object code.
 - If there is no control memory entry point address available for MDE, debug operations using breakpoints cannot be performed.
 - If you do not have enough room in control memory for your microprograms and the MDE object code, either you must overlay some of your object code or debug operations using breakpoints are not allowed.
 - The counter cannot be saved on the HP 21MX E-Series Computer.

10-12. CLEAR COMMAND

This command clears breakpoints previously set by a BREAKPOINT command. The command format is:

CLear[,break1[,break2[,break3]]]

where:

break1, break2, and break3 are the control memory addresses of breakpoints to be cleared. If break1 = 0 (default), then all breakpoints are cleared. The maximum number of breakpoints that can be cleared is three.

10-13. LOCATE COMMAND

This command locates the breakpoint object code in control memory to enable breakpoints to be set. Also, this command moves breakpoint object code from a buffer in memory to control memory. The command format is:

LC,xxxxx,yyyyy

where:

xxxxx is the starting control memory address of the sequence of breakpoint object code. The object code is moved and will occupy up to 114 (162 octal) control memory locations beginning with xxxxx. Location yyyyy is the breakpoint reentry point in control memory. Location yyyyy must be a valid control memory entry point address but must not be used by any microprograms.

As an example of LOCATE command usage, suppose a microprogram occupies CM addresses 34020B to 34153B and the breakpoint object code can be placed into "unused" addresses 34200B to 34362B. Assuming that entry point 34002B is not used by a microprogram, the example LOCATE command would be:

LC,34200B,34002B

Every time the LOCATE command is used all breakpoints are cleared; they can be reset with the BREAKPOINT command for use with the relocated object code. Breakpoint object code can be located across two WCS LU's provided that both LU's are enabled.

10-14. PARAMETERS COMMAND

This command sets up parameters in memory for use with microprogram to be executed. These parameters are in addition to those that may be passed via registers. The command format is:

PR.

MDE

MDE responds as follows:

P+1=contents1

P+2=contents2

P+3=contents3

P+4=contents4

P+5=contents5

P+6=contents6

P+7=contents7

P+8=contents8

P+9=contents9

P+10=contents10

P + x =

where:

P+1,P+2, etc., are the memory locations relative to the instruction that calls the microprogram; contents1, contents2, etc., are the octal contents of each location; x is an integer from 1 through 10; and P+x= is a prompt for you to enter new contents or leave the old contents unchanged.

Each location in the range P+1 through P+10 is displayed one at a time (followed by the prompt P+x=) to allow you to create the desired calling instruction parameters. You can respond to the prompt with the following:

or R or xxxxx or DEF yy or A

where:

The / character leaves the current location unchanged; the letter "R" designates the current location as a valid return address for the microprogram; xxxxx is a decimal number from -32767 through 32767 or an octal number from -77777B through 77777B; DEF.yy creates a DEF to address P+yy; the letter "A" terminates the PARAMETERS command and all remaining locations are left unchanged.

10-15. RUN COMMAND

This command executes a microprogram. If required, program parameters can be preset using the PARAMETERS or SET commands.

CAUTION

It is strongly recommended that your RTE system be in a noncritical or a single-user operating mode before you execute a microprogram. Execution of an unproven microprogram can have unpredictable and undesirable results, including the destruction of the system. The command format is:

RUn ,105yyy B ,101zzz B

where:

105yyyB and 101zzzB are OCT instruction values corresponding to control memory entry point addresses;

yyy and zzz are octal values which you should predetermine by using the information given in section 6.

If you default the optional RUN command parameters, the RUN command will do one of two things depending on the last return from microprogram execution. If the last return was from a breakpoint, the RUN command will resume execution at the most recent breakpoint. If the last return was a normal return, the RUN command will reexecute the last main memory instruction used to link with the microprogram. When a RUN command executes, one of the following messages should be output upon return from microprogram execution:

RETURN P+xx

where:

xx is a decimal number from 1 through 10 and the message indicates a normal return, or

BREAK yyyyy

where:

yyyyy is the address of a breakpoint and the message indicates a return from a breakpoint.

Note that the RUN command cannot enable a disabled WCS LU.

10-16. SET COMMAND

This command sets the saveable registers for the next RUN command. This command also displays the contents of the saveable registers at the last break in the execution or last return from a RUN command. The command format is:

SEt[,p1[,p2...[p25]]]

where:

p1, p2, etc., are any of the following:

A (A-register)	S1
B (B-register)	S2
X (X-register)	S3
Y (Y-register)	S4
O (O-register)	S5
E (E-register)	S6
S (S-register)	S7
L (L-register)	S8
P (P-register)	S9
FLAG (CPU Flag)	S10
DSPL (Display Register)	S10 S11
DSPI (Display Indicators)	SP (Stack Pointer)
CNTR (Counter) Always=0	Si (Stack Fointer)
Office (Counter) Always-0	

If the SET command is given without any parameters, all register values are shown.

MDE responds to the SET command by displaying any of the requested values as follows:

A = xxxxxx	FLAG=x	S5 = xxxxxx
B = xxxxxx	DSPL=xxxxxx	S6 = xxxxxx
X = xxxxxx	DSPI = xx	S6=xxxxxx
Y = xxxxxx	CNTR = 0	S7 = xxxxxx
O=x	$\mathbf{S}1 = xxxxxx$	S8 = xxxxxx
$\mathbf{E} = x$	$S_2 = xxxxxx$	S9 = xxxxxx
S = xxxxxx	S3 = xxxxxx	S10 = xxxxxx
L = xxxxxx	S4 = xxxxxx	S11 = xxxxxx
P=rrrr		SP = xxxxxx

 $Register \ n = xxxxxx$

Register n =

where:

x, xx, xxx, or xxxxxx are the contents or the condition of a particular register or flag in octal or binary; Register n is the first register in your set of registers and Register n = is a prompt for you to enter a new value in register n or leave the old unchanged.

The prompt is displayed after each requested register. You can respond to the prompt with the following:

or xxxxx or A

where:

/ leaves the current register unchanged and moves to the next requested register; xxxxx is an octal number from -77777B to 77777B or a decimal number from -32767 to 32767; and the letter "A" terminates the SET command and all remaining registers are left unchanged. Note that MDE always outputs octal numbers.

All registers except A, B, X, Y, O, E, and S are set to zero for a normal return from microprogram execution. The counter cannot be used with breakpoints. All other registers not saved by MDE cannot be assumed to remain in a given state during debug operations.

NOTE

All numbers output from the MDE are in octal. MDE does not designate this however. If you are entering numbers and you desire octal form, so designate by following the number with B.

10-17. MESSAGES

Table 10-3 lists all MDE error messages.

Table 10-3. Microdebug Editor Error Messages

	Table 10-5. Microdebug Editor Messages
ERROR CODE	MESSAGE/MEANING
MDE000	MDE BREAK. Break set into program ID segment.
MDE001	WCSLT FULL. WCS logical unit table is full. Use the LU command to display current entries in table and to delete unwanted LU's.
MDE002	ILLEGAL PARAMETER. Illegal parameter or subparameter in input.
MDE003	WCSLT LU LOCKED. One or more WCS L'U's in the WCSLT are already locked by another program.
MDE004	NO RN AVAILABLE. A resource number to lock WCS LU'S is not available.
MDE005	INPUT ERROR. Illegal command or command syntax incorrect.
MDE006	ILLEGAL LU. LU given to MDE is not driven by driver DVR36.
MDE007	ILLEGAL DEVICE. Attempted I/O operation with a device having equipment type (driver number) of 30 or higher.
MDE008	ERROR # UNDEFINED. The error number specified does not exist.
MDE009	LU # UNDEFINED. The LU number given to MDE to be removed from the WCSLT is not in the WCSLT.
MDE010	CHECKSUM OR REC. FORMAT ERROR. Invalid record format or checksum error.
MDE011	NO LU'S. WCS can't be loaded or dumped because the WCSLT is empty or has no LU's set up for the desired control memory address range.
MDE012	VERIFY ERROR. A write verify error occurred during the last I/O operation to WCS.
MDE013	NO DCPC. The last requested I/O operation did not complete due to a non-responding DCPC channel.

Table 10-3. Microdebug Editor Error Messages (Continued)

ERROR CODE	MESSAGE/MEANING
MDE014	INVALID ADDRESS. Invalid WCS address specified; or last requested I/O operation did not complete; or attempted to set a breakpoint in MDE microcode or on a reentry address; or attempted to clear non-existent breakpoint; or attempted to set reentry address in MDE microcode; or locate not completed.
MDE015	ADDRESS CONFLICT. The address associated with and assign base address, enable, or write request conflicts with another WCS subchannel. Last requested I/O operation did not complete.
MDE016	DATA OVERRUN. The loading of data into WCS overran the available WCS. Loading is partially complete.
MDE017	LU DISABLED. A WCS LU requested for an I/O operation is psuedo-disabled, disabled, or down.
MDE018	FMP ERROR -XXXXX. An FMP call resulted in the error condition described by the listed error code (-XXXXX). Refer to FMP error codes in the Batch-Spool Monitor manual.
MDE019	I/O ERR EOF EQU XX. An end-of-file occurred on EQT entry number XX.
MDE020	MICRO ERR XX. Microassembler error XX occurred during a REPLACE command.
MDE021	ILLEGAL REGISTER. The register requested by a SET command is not valid for MDE.
MDE022	NO MACRO. The attempted RUN command had no prior main memory instruction call to a microprogram; or attempted setting a breakpoint without MDE breakpoint microcode located; or breakpoint reentry address not a valid control entry point address or no WCS LU contains the reentry address.
MDE023	USER MICRO ERR. User microprogram returned incorrectly.
MDE024	BKTBL FULL. Breakpoint table is full. Use CL command to delete some break- points before trying to set new ones.

10-18. RESTRICTIONS ON USING THE MICRODEBUG EDITOR

Microprograms provide you with a very privileged mode of computer operation. In an RTE operating system, a microprogram executes beyond the control of the RTE system and, if improperly designed, can destroy the system. This means that it is imperative that you exercise an extra measure of caution before executing a developmental microprogram.

Subroutine MDES locks all WCS LU's that it uses, thereby preventing any I/O operations to WCS from another user in a multi-user RTE environment. This ensures that the object code of your microprogram will remain intact but does not prevent another user's program from executing an instruction that enters your object code.

The LoaD command uses WCS I/O Utility routine WLOAD to load into WCS using the LU array in the WCSLT. Object code from two microprograms having the same control memory addresses cannot be developed simultaneously (i.e., no two microprograms can occupy the same control memory locations at the same time).

10-19. CALLING MDE

As previously mentioned, you can prepare a program for the purpose of calling MDE as a subroutine (MDES) or scheduling MDE as a program (MDEP). Remember that MDEP and MDES are separate software modules.

Figure 10-1 and figure 10-2 show respectively, the Assembly language and FORTRAN calling sequences to schedule MDEP and to call MDES. MDES may also be called via a breakpoint in the microprogram object code; if this is done, some additional rules for using MDES must be observed.

Subroutine MDES is functionally identical to MDEP. The main difference is that an MDES EX command returns to the calling program rather than terminating the program. The software saveable registers are set to their values when MDES is called instead of being set to 0 as in MDEP. Neither MDEP nor MDES will clear breakpoints when exited; you must clear any breakpoints when you finish debugging your object code. Figure 10-3 outlines a recommended sequence of interactive debugging operations between you, MDES, and your MDES calling program.

```
Purpose:
           To programmatically schedule the program MDEP.
Format:
                 EXT EXEC
           SCHED USB EXEC
                               TRANSFER CONTROL TO RTE
                 DEF RTN
                                RETURN POINT
                 DEF ICODE
                               REQUEST CODE
                 DEF MDEP
                               NAME OF PROGRAM TO SCHEDULE
                 DEF P1
                 DEF P2
                                  OPTIONAL
                 DEF P3
DEF P4
                                 PARAMETERS
          RTN
                 ĖQU ∗
          ICODE DEC 23 OR 24 23=SCHEDULE W/WAIT,24=NO WAIT
          MDEP
                 ASC 3, MDEP
                               NAME OF PROGRAM
          Р1
                 DEC LU1
                               OPERATOR CONSOLE LU(DEFAULT=1)
          P2
                 DEC LU2
                               WCS LU
          Р3
                 DEC LU3
                               WCS LU
          Ρ4
                 DEC LU4
                               WCS LU
          DIMENSION MDE(3)
          ICODE=23 OR 24
          MDE(1)=2HMD
          MDE(2)=2HEP
          MDE(3)=2H
          CALL EXEC(ICODE, MDE, I1, I2, I3, I4)
          I1 thru I4 are identical to the Assembly language
          schedule request parameters P1 thru P4.
```

7115-28

Figure 10-1 Scheduling MDE (MDEP)

```
To call the utility subroutine MDES.
Purpose:
     )5@
                                JUMP SUBROUTINE
Format:
                  JSB MDES
                                RETURN POINT
                 DEF RTN
                 DEF P1
                 DEF P2
                                  OPTIONAL
                 DEF P3
                                  PARAMETERS
                  DEF P4
                 DEF P5
                  EQU *
           RTN
                                OPERATOR CONSOLE (DEFULT=1)
           P1
                  DEC LU1
                  DEC LU2
                                WCS LU
           P2
           Р3
                  DEC LU3
                                WCS LU
           Ρ4
                  DEC LU4
                                WCS LU
                                ERROR CODE (0=SUCCESSFUL
           P5
                  BSS 1
                                COMPLETION, -1 = SUBROUTINE
                                ABORTED)
           CALL MDES(I1, I2, I3, I4, I5)
           I1 thru I5 are identical to P1 thru P5 in the
           Assembly language call.
```

7115-29

Figure 10-2. Calling MDE (MDES)




Figure 10-3. Interactive Debugging Operations



i		
!		
; 		
:		
i		
;		
!		
:		
!		
:		
1		
,		
; ;		
:		
:		
:		
:		
:		
;		
:		
:		
:		
İ		

Section 11 WRITABLE CONTROL STORE (WCS) SUPPORT SOFTWARE

	I		
·			

WRITABLE CONTROL STORE (WCS) | SUPPORT SOFTWARE

SECTION 11

Section 8 describes a method used to prepare a microprogram and then store it in a system file. The microprogram source could also have been entered through the system input device. When you prepare a microprogram and enter it into the system, essentially you have just another file of data; even after microprogram (file) effective (i.e., executable through use of main memory UIG instructions 105xxx octal codes) the microprogram must be placed in control memory. As emphasized previously (in sections 1 and 3), your facility for dynamic control memory (CM) is Writable Control Store (WCS), which is where you want to place your micro-object code.

NOTE

Although you may of course execute microroutines when they reside in any facility of CM (e.g., FAB and UCS as well as WCS), WCS is essential for microprogram development and dynamic microprogramming. (Dynamic microprogramming is defined as the ability to swap microprograms in and out of WCS as desired.) More information on this is in paragraph 11-2.

This section outlines the hardware and software necessary to transfer your microprogram (from the file you created in the RTE system) into WCS then, modify your microprogram as required for proper execution.

11-1. WCS HARDWARE

Before anything can be done about moving microprograms from main memory to control memory you have to have a WCS board or boards installed in the I/O section of the computer and properly configured for CM and the RTE system. Some details on the WCS boards you can use follow but for complete board configuration and installation information refer to the HP 13197A Writable Control Store Reference Manual. You should also refer to section 3 to review the steps necessary to prepare for microprogramming with the RTE system.

You may use the HP 13197A WCS board in the computer for dynamic microprogramming. The HP 13197A WCS has a capacity of 1024 microwords (1K) which is four CM modules. No hardware configuring is necessary to use the 13197A WCS. If one WCS board is used, it is advised (in the WCS manual) that it be installed in SC 10 in the computer. The driver takes care of setting appropriate CM addresses on the board from addresses assigned in your microprogram (the driver is described in paragraph 11-2).

For normal use, a maximum of three WCS boards can be connected with the CM cables supplied. Standard maximum WCS configurations (capacities) are 3K of WCS in the HP 21MX E-Series Computer for either an RTE II or RTE III system.

11-2. WCS SOFTWARE

Manipulating microwords between main memory and WCS via the I/O section is the task of the WCS microprogramming support software. Driver DVR36 and the WCS I/O Utility (library) routine WLOAD comprise this software.

DVR36 drives the WCS boards for data transfers (of micro-object code through the I/O section while conforming to constraints for the RTE system I/O. The driver ensures that no two enabled WCS boards have the same CM addresses assigned. Control requests, write requests (writing microroutines to WCS), and read requests (reading microroutines from WCS) are possible using DVR36. WLOAD coordinates between the system and WCS. WLOAD uses DVR36 to perform its operations and move large quantities of micro-object code to WCS. Also, if so configured, DVR36 utilizes DCPC for transfers.

WCS boards must be initialized (i.e., assigned subchannel base addresses) for the transfer of microprogram object code to the boards. WCS initialization is required whenever the RTE system is booted up. Complete information required to write WCS initialization programs is given in the Driver DVR36 manual. (Section 14 contains an example initialization procedure for the 1K WCS (HP 13197A).) The WCS initialization program can be included in the RTE system during system generation or loaded on-line. (Refer to the RTE-II/-III operating manual for information on system generation and program loading.)

To transfer microprograms between WCS and a main memory buffer or to make control requests to WCS, you call the driver directly with an RTE system EXEC call. To load WCS with microprograms from a file or LU, you use WLOAD. The procedures to use for calling the driver or WLOAD in Assembly language or FORTRAN are detailed in the DVR36 and WLOAD manual (reference section 3 for the manual part number, object software part numbers, and procedures for including the software (loading) in the RTE system.) Complete configuring information is also contained in the driver manual where appropriate RTE system manual references are also made. Section 14 in this manual (examples) provides additional details on using FORTRAN to control WCS operations including initializing, locking, unlocking, enabling, and disabling your WCS boards, and executing your microprogram in the system. Note that, with the HP 13197A WCS board, your subchannels should have different LU's assigned at configuration time.

The Microdebug Editor also uses DVR36 and WLOAD to perform microprogram editing and execution tasks with WCS. All the information you need to operate the driver and utility routine with the Microdebug Editor is included in section 10. All the information required to operate with the WCS microprogramming support software directly in the RTE system is included in the driver manual and you will not have to get involved in operating details unless you so desire.

Section 12 USING pROM GENERATION SUPPORT SOFTWARE AND HARDWARE

USING pROM GENERATION SUPPORT SOFTWARE AND HARDWARE

SECTION

12

This section provides instructions for generating pROM mask tapes by using the pROM Tape Generator program (PTGEN). The mask tapes enable a microprogram to be fused ("burned") into programmable read-only memory (pROM) semiconductor integrated circuits (IC's.). Before generating pROM tapes, the microprogram should be completely debugged and its source should be corrected and microassembled again to provide the object code required by PTGEN. PTGEN can provide a variety of pROM mask formats, including those of a variety of pROM vendors. Note that the program must be in the system prior to use and see section 3 for preparatory information.

12-1. USING THE pROM TAPE GENERATOR

Run program PTGEN by entering the following command:

RU,PTGEN,userin,list,objectin,ptapein,ptapeout

The command parameters are defined as follows:

userin is the logical unit (LU) that you will use to respond to PTGEN queries. The default is LU 1.

list is the LU on which all PTGEN queries and error messages are written. The default is LU 1.

objectin is the LU from which the microassembler object code is read. If this is LU 2, the disc file name will be requested. The default is LU 5. Note that the object code must be produced by the microassembler, not by the Microdebug Editor.

ptapein is the LU from which the punched pROM mask tapes are read for verification. This LU must accept the output of the ptapeout LU. The default is LU 5.

ptapeout is the LU on which the pROM mask tapes are punched. This should be a paper tape punch to be accepted by most pROM vendors. The default is LU 4.

pROM mask tape generation is divided into three phases: Initialize, Punch, and Verify. A temporary disc file (named ??PTMP) will be created during the Initialize Phase if the *objectin* parameter specifies a logical device other than the disc. This temporary file is purged before PTGEN terminates. Each phase includes a series of queries to which you must respond. In most cases, you can default a response by entering a "null line"; i.e., a blank (space) character. Also, in making responses, you need only enter the first letter of the following words: YES, NO, COMMENTS, REPLACE, OCTAL, DECIMAL, and ALL. PTGEN error messages are described at the end of this section.

Each PTGEN query shown in this section is preceded by a reference number; this number is not part of the actual query.

12-2. INITIALIZE PHASE

During the Initialize Phase, you must set up the desired format of the pROM mask tapes. (Figure 12-1 shows the general format for the mask tapes.) The Initialize Phase queries are listed and described below.

1.0 NUMBER OF WORDS PER PROM?


Respond with the number of words (locations) to be contained in each pROM.

1.1 NUMBER OF BITS PER PROM WORD?

Respond with the number of bits per microinstruction contained in each pROM. This should be a divisor of 24, the number of bits per microinstruction. The acceptable values are 1, 2, 3, 4, 6, 8, 12, and 24.

1.2 UNUSED-LOCATION LEVEL (H/L)?

Respond with H or L to indicate the level used to initialize unused portions of the pROM (due to the use of the ORG and ALGN psuedo-microinstructions). If you respond with a null line, the default is H. If H is specified, all ones are generated; otherwise, the buffer is initialized to zeros.



7115-32

Figure 12-1. General Tape Format

1.3 PUNCH TAPE ID (Y/N)?

Respond with Y or N to punch or omit the mask tape ID (identification). The format of the punched tape ID is :

aaaaa-aaaaa (bb-bb)

where:

aaaaa-aaaaa represents the low and high control memory address and bb-bb represents the left and right bit number represented in the truth table. Note that "a" is octal and "b" is decimal. The graphic presentation of the tape ID is such that when you look at the punched tape, the hole patterns form recognizable characters.

1.4 DEFAULT VENDOR FORMAT (NAME)?

If desired, respond with the name of a pROM vendor and thereby default to that vendor's format, bypassing much of the Initialize Phase. The vendors recognized by PTGEN are: HP, INTEL, MMI, and SIGNETICS. (Refer to table 12-1 for vendor formats.) If you specify one of these vendors, the dialogue continues at query 3.0; if you enter a null line, the dialogue continues at 2.0.

2.0 NUMBER OF COMMENT LINES?

Enter the number of comment lines. These usually identify the user and the contents of the tape and are punched preceding the truth table.

2.1 PUNCH RUBOUTS (Y/N)?

If you enter Y, a series of rubout characters are punched on the mask tapes before and after the truth table; if N, none.

2.2 PUNCH CHECKSUM (Y/N)?

Enter Y or N to punch or omit a checksum. The checksum is a numeric string of four decimal characters that represents the number of high-level characters in the truth table. If startand end-table characters delimit the table, the checksum is punched immediately after the start-table character.

2.3 START-TABLE, END-TABLE CHARACTERS?

If startand end-table characters are required to delimit the truth table, enter the two characters, separated by a comma (,); enter a null line if the characters are not required.

2.4 START-WORD, END-WORD CHARACTERS?

If startand end-word characters are required to delimit each word in the truth table, enter the two characters, separated by a comma; enter a null line if the characters are not required.

2.5 HIGH-LEVEL, LOW-LEVEL CHARACTERS?

Enter the required highand low-level characters, separated by a comma. If you enter a null line, the default characters are H and L for the high and low levels.

2.6 PROM ADDRESS FORMAT (O/D,1/2)?

If desired, the pROM addresses (not the control memory address) can precede each "line" punched from the truth table. (A "line" refers to a sequence of pROM words, terminated by a carriage return and line feed.) The response consists of two parts, separated by a comma. The first part of the response is either of the letters "O" or "D" and indicates whether the addresses are to be punched in octal or decimal form. The second part of the response indicates whether one or two addresses are to be punched for the pROM words in a line; a "1" provides only the first address; a "2" provides both the first and last addresses. A null response suppresses the punching of any pROM addresses.

Table 12-1. Default Formats by Vendor

ITEM	НР	INTEL	
Number of comment lines		114121	MMI/SIGNETICS
ramber of confinent lines	3	5	9
Rubouts punched	No	Yes	
Checksum punched			Yes
:	Yes	No	No
Start/end-table characters			0 -
Start/end-word characters			S,E
		B,F	B,F
High/low-level characters	H,L	P,N	141
oROM address format		,,,,	H,L
on Olivi address format	D,2	0,1	0,1

Note: The formats generated are as follows:

Intel

BPNF format as defined in Intel's 1976 data catalog.

IMM

TWX ASCII BHLF format as defined in MMI's 1973 through 1976 pROM device data sheets.

(Monolithic

Memories,

Inc.)

Signetics

Accepts both the Intel and MMI formats given above.

ΗP

This format is recognized by the HP pROM Writer (part no. 12909-16005),

which is supported only in DOS and BCS environments.

Parts that HP has used with PTGEN tapes are:

pROM PART	21MX	21MX E-SERIES
4K	Signetics 82S115	Signetics 82S141
1K	MMI 6301	MMI 6301
1K (Using HP pROM Writer)	Harris 1024	Harris 1024

The following queries depend on the type of logical unit specified by the *objectin* parameter in the RU,PTGEN command; only one of the queries will be asked.

3.0 OBJECT CODE FILE NAME?

This query is asked if you specified LU 2 as the *objectin* parameter. Respond by entering the name of the disc file in which the microassembler was directed to store the microprogram object code. The file name has the following format:

filename[:[security][:[crlabel]]]

(Refer to the Batch and Spool Monitor Manual for details.) The documentation map in the preface shows the part no.

3.1 TEMPORARY FILE NAME?

If you did not specify LU 2 as the *objectin* parameter, PTGEN must store the object code in a temporary disc file during the Punch Phase for use during the Verify Phase. PTGEN automatically attempts to create this file (using ??PTMP as the file name); the query is given only if the attempt fails. You may respond to the query by entering a file name, optionally followed by the word "REPLACE", as follows:

filename[:[security][:[crlabel]]][,REPLACE]

If a name conflict arises and REPLACE is specified, the exisiting file is purged and a new file is created. If a name or access conflict arises and REPLACE is not specified or the existing file cannot be purged, the query is repeated. You may respond with a null line to default the query. In that case, you will have to re-input the source for the Verify Phase.

12-3. PUNCH PHASE

After the Initialize Phase, the pROM mask tapes are punched. One mask tape is punched for each pROM I.C. containing w locations of b bits each, as specified during the Initialize Phase. The number of mask tapes punched for w locations of object code equals 24/b. The truth table for the most significant bits is punched first. A complete truth table is always punched, using the unused-location character to represent unused portions of the pROM.

The pROM mask tapes are punched according to the specifications you give to PTGEN during the Initialize Phase. Carriage-return and line-feed sequences are appropriately punched in the truth table to aid visual verification of mask tapes when listing them off-line. Before punching each mask tape, PTGEN asks if you want to modify any comment lines; if you do not, it uses the comments from the previous mask tape.

The queries asked during the Punch Phase are listed and described in the following paragraphs.

4.0 NEXT PUNCH ADDRESS, BIT-NUMBER?

Respond by entering a null line to skip or terminate the Punch Phase and go to the Verify Phase. Other acceptable responses are:

aaaaa,ALL ALL

ALL or aaaaa, ALL means that all object code or all bit fields within the specified address range is to be punched. The aaaaa,bb means that object code for a specific pROM is to be punched. The "a" is an octal address and the "b" is a decimal (or octal, if followed by B) bit number in the range to be punched. These are normalized to the lowest address and the left-most bit number in the truth table. For example, if the address specified for a 4x256 pROM is 2100,20 the truth table punched will include the addresses 2000 through 2377 and bits 23 through 20.

4.1 REPLACE COMMENTS FOR TAPE aaaaa,bb?

The aaaaa,bb is similar to the specification described for 4.0, above. Respond with Y to modify comments; with N to leave the comment lines unchanged from the previous mask tape. Comments are initialized to one blank character each.

4.2 COMMENT LINE n:

Respond with a null line to leave the comment unchanged from the previous mask tape. Otherwise, enter the new comment line. Comment lines may be up to 72 characters long. This query is repeated for each comment line, where n is the comment line number.

After the pROM tapes are punched, query 4.0 is repeated (see above).

12-4. VERIFY PHASE

After all of the pROM mask tapes have been punched, they may be verified by reading them via the *ptapein* device. When loading a punched pROM tape, it must be positioned in the reader so that the graphic ID (if there is one) will not be read. Also, the tape must be positioned before any comment lines, regardless of whether or not you intend to verify comments. The queries and messages of the Verify Phase are listed and described in the following paragraphs.

5.0 NEXT VERIFY ADDRESS, BIT-NUMBER?

Respond with a null line to terminate the Verify Phase. Other acceptable responses are:

aaaaa,bb aaaaa,ALL[,COMMENTS] ALL[,COMMENTS]

ALL or aaaaa, ALL means that all object code or all bit fields within the specified address range is to be verified. Also, if either of these two responses is given, then the mask tapes must be loaded in the same order in which they were punched. The aaaaa, bb means that object code for a specific pROM is to be verified. The "a" is an octal address and the "b" is a decimal (or octal, if followed by B) bit number in the range to be verified. These are normalized to the lowest address and the left-most bit number in the truth table. (Refer to 4.0 in the Punch Phase.) If COMMENTS is specified, the comment lines are verified.

5.1 RELOAD OBJECT TAPE AND *GO

This message is omitted if the object code can be read from a disc file. If this message is issued, PTGEN suspends itself to allow you to load the object code tape in the *objectin* device. After you load the object tape, enter the RTE GO command to resume the verification operation. Note that if the object tape is incorrectly positioned in the tape reader, PTGEN is aborted after the GO command is given.

5.2 LOAD PROM TAPE aaaaa,bb AND *GO

After this message is issued, PTGEN suspends itself to allow you to load a pROM mask tape in the *ptapein* device. Load the mask tape and enter the GO command. If the verify operation is successful and comments are not to be verified, the next pROM tape is verified or PTGEN resumes at query 5.0.

If a verify error is detected, the error is reported and the pROM mask tape is repunched. You may change the comment lines on the new pROM tape to distinguish it from the erroneous mask tape.

If comments are to be verified (COMMENTS specified when specifying address range), the dialogue continues with the following:

5.3 COMMENTS FOR TAPE aaaaa,bb

This line is followed by a display of all of the comment lines.

5.4 ERRORS IN COMMENTS (Y/N)?

Respond with N or a null line if the comments are valid. The Y response is treated as a verify error.

5.5 REPLACE COMMENTS FOR TAPE aaaaa,bb?

Respond with Y to modify comments; respond with N or a null line to leave comments unchanged.

5.6 COMMENT LINE n:

Respond with a null line to leave the comment unchanged or enter a new comment line. The comment line may include up to 72 characters. This query is repeated for each comment line; n is the comment line number.

After the new mask tape has been punched, PTGEN resumes at query 5.0 (or 5.1 if you are verifying all of the mask tapes). If ALL or aaaaa, ALL was specified, repunched mask tapes should not be verified until after all of the tapes in the original range have been processed.

12-5. prom tape generator error messages

The error messages that might be issued by the pROM tape generator (PTGEN) are as follows:

1 INVALID FILE SPECIFICATION OR EXTRA INPUT.

The file designation was not in the proper format or REPLACE was misspelled.

2 INVALID VENDOR NAME.

The vendor name was misspelled or is not among those recognized by PTGEN. In the latter case, enter a null line and proceed to specify the details of the pROM tape format.

3 NO OBJECT CODE.

An END record was encountered as the first record, or a null line was entered in response to query 3.0

4 INVALID RESPONSE OR EXTRA INPUT.

The response was not in the proper format or was not a proper response (e.g., not Y or N).

5 INVALID NUMBER OR EXTRA INPUT.

The response was an improperly formed number or not in the required range.

6 I/O ERROR READING OBJECT CODE.

Self explanatory.

7 CANNOT CREATE TEMPORARY FILE.

This message is followed by a File Manager error code.

8 CANNOT PURGE TEMPORARY FILE.

This message is followed by a File Manager error code.

9 CANNOT OPEN OBJECT CODE FILE.

This message is followed by a File Manager error code.

10 INVALID OBJECT CODE RECORD.

This could be due to a checksum error, or the record might not have been created by the microassembler.

11 INVALID ADDRESS SPECIFICATION OF EXTRA INPUT.

The response was not in the proper format or COMMENTS was misspelled.

12 ADDRESS NOT FOUND IN OBJECT CODE.

The pROM address range specified is not included in the object code. This might be due to typing the wrong address.

13 I/O ERROR READING RESPONSE.

A transmission error occurred on the input device; PTGEN aborts.

14 INSUFFICIENT MEMORY.

There is insufficient memory for the pROM or comment buffer. In the case of the comment buffer, if some space can be allocated it is indicated by the following message:

nnnn LINES AVAILABLE

15 VERIFY ERROR — pROM TAPE REPUNCHED.

An error occurred in verifying the punched pROM mask tape. This might be due to an affirmative response to query 5.4, an I/O error, or a compare error. In these cases, the error message is followed by one of the following messages, respectively:

TAPE aaaaa,bb

TAPE aaaaa,bb LINE nnnn

TAPE aaaaa.bb LINE nnnn COLUMN cc

If nnnn equals the number of comment lines, an I/O error occurred while reading one of the comments.

12-6. pROM HARDWARE

When the mask tapes have been generated and pROM's fused you may mount them on one of the boards available for installation in the computer. The HP 13304A Firmware Accessory Board can hold 3.5K microwords of control memory. Details on mounting pROM's, configuring, and installing this accessory are contained in the HP 13304A Firmware Accessory Board Installation and Service Manual. The FAB board is installed in the computer under the CPU board. The 2K microword capacity HP 13047A User Control Store board may have pROM's mounted and be installed in the I/O section of the computer. Details for pROM mounting and installation are contained in the HP 13047A User Control Store Kit Installation and Service Manual, part no. 13047-90001.

,	

Section 13 USING SPECIAL FACILITIES OF THE COMPUTER

USING SPECIAL FACILITIES OF SECTION THE COMPUTER

There are two functions of the HP 21MX E-Series Computers that can be considered as special facilities. These include the block I/O data transfer feature and the Microprogrammable Processor Port (MPP), also available for data transfers. Either of these facilities is controlled by a microprogram written by you, stored in control memory, and called into execution with a UIG instruction in the manner described in preceding sections of this manual.

The block I/O facility is, in essence, a microprogramming technique for executing high-speed data transfers through the I/O section. It is made possible because of special signal lines on the I/O backplane. Although the I/O section is used, the process is not a standard I/O transfer operation. Paragraph 13-1 explains the block I/O data transfer facility.

The MPP may be used for interfacing special external hardware to the HP 21MX E-Series Computer (e.g., computer-to-computer linking) under direct microprogram control. Very high data-transfer rates are possible using the MPP which is, in essence, another microprogramming technique that controls special signal lines. These signal lines are on a specifically designated connector which is not part of the I/O section. Paragraph 13-5 explains the MPP facility.

The information on block I/O and the MPP in this section relates specifically to the microprogramming techniques involved in controlling these facilities. Example microprograms are provided simply to illustrate the techniques involved. Your actual application design should be based on these examples and the information contained in the other applicable sections of this manual. WCS and its microprogramming support software can be used to control microprogram placement in control memory in the same manner as any other microprogram (refer to section 11). A summary of typical transfer rates obtainable appears under paragraph 13-8.

Either of these special facilities will require special interfacing hardware that will be controlled by the applicable microprogram. Information that you will need for the hardware design is contained in the HP 21MX M-Series and E-Series Computers I/O Interfacing Guide, part no. 02109-90006. The I/O Interfacing Guide also contains details you will need on the specific signals (pin numbers, etc.,) controlled by the micro-orders shown in the microprograms in this section.

13-1. BLOCK I/O DATA TRANSFERS

Block I/O data transfers into or out of main memory through the I/O section are performed by using the IOI and IOO S-bus and Store field micro-orders in microprograms without the IOG Special field micro-order in any of the four previous microinstructions. When used in the manner shown in the example microprograms (paragraphs 13-2 through 13-4), these two micro-orders cause backplane signals BIOI and BIOO, respectively, to be generated which may be utilized by specially designed hardware for non-standard I/O data transfers. A strobe signal (BIOS) is generated at interval P3 (35 nanoseconds) to be used by the hardware/microprogram combination to obtain the high data-transfer rates. If IOG is used in the microprogram to synchronize the Control Processor and I/O section to T2 for "standard" I/O operations, the above-mentioned signals are not generated. Table 4-1 explains the normal use of the IOG, IOI, and IOO micro-orders and the other micro-orders shown in the following example microprograms. (Specifically, IRCM and SKPF are applicable.)

Transfers for block I/O are made on a full 16-bit word basis with up to 32K words being transferred (depending upon available memory). The main memory calling sequence for each of the example microprograms is shown in the microprogram comments. The direction of transfer (in or out) is designated by whether the IOI (S-bus field, "input") or IOO (Store field, "output") micro-order is used and this depends upon the microprogram called. Input microprograms are described in paragraphs 13-2 and 13-3. An output microprogram is described in paragraph 13-4. When using these microprograms, as well as any microprogram, it is the programmer's responsibility to be aware of the total system and times taken for bursts, word counts, etc. Interrupts should not be held off for so long that data is lost.

The I/O Interfacing Guide provides some suggestions on variations of the transfer techniques shown and guidelines on hardware data buffering. Also see the I/O Interfacing Guide for a comparison of block I/O and DCPC transfer techniques.

13-2. BLOCK I/O BYTE PACKING BURST INPUT MICROPROGRAM

Operation of the block I/O microprogram shown in EXAMPLE 1 is explained by the comments included in the listing. The microprogram performs its own STC, as shown in lines BURSTIN through REALSC, for several reasons. (Lines, as mentioned here, refer to labels in the microprogram examples that follow.) First, having the RTE operating system execute a STC at the Assembler level incurs considerable operating system overhead. Second, having the user program execute a STC at the Assembler level requires turning off Memory Protect. If the microprogram detects a DMS or Memory Protect violation, it is very complex and time-consuming to correctly indicate these conditions to the operating system.

The data transfer takes place with the interrupt system on the Memory Protect enabled, so that DMS and Memory Protect interrupts, as well as any other emergency interrupts, are detectable.

FAKESC and REALSC work together to allow execution of a STC with Memory Protect enabled. Refer to the coding techniques discussion in section 7 (performing microprogrammed I/O with Memory Protect and interrupts on), for a complete explanation.

The IOFF micro-order in line SETPM prevents the HOI conditional tests in lines WAIT1 and WAIT2 from detecting I/O interrupts. I/O interrupts so held off remain pending (i.e., are not lost) and may be serviced at the termination of the microprogram. To operate correctly as block I/O micro-orders, the SKPF RJS tests following lines SKPF1 and SKPF2; and, the IOI's in lines BURST1 and BURST2, require that an IOG not be executed in any of the three preceeding microinstructions. However, this does require a hardware modification (see the I/O Interfacing Guide.)

EXAMPLE 1: BLOCK I/O BYTE PACKING BURST INPUT MICROPROGRAM

MICMXE,L \$CODE=BIO01

34000B

SPECIFY 21MX E-SERIES. SAVE MICRO-OBJECT ON DISC.

105600 MAPS TO 34000

BLOCK I/O BYTE PACKING BURST INPUT MICROPROGRAM

* THIS MICROPROGRAM:

DRG

- * 1. INPUTS DATA IN A "BURST" MANNER.
- * 2. PACKS THE INPUT DATA AND STORES IT IN MAIN MEMORY.
- * 3. IS INTERRUPTIBLE BY EMERGENCY INTERRUPTS (I.E., PARITY ERROR, DMS, MEMORY PROTECT);
 POWER FAIL AND I/O INTERRUPTS WILL NOT BE SERVICED DURING THE BURST DATA TRANSFER.
- 4. ASSUMES THAT THE I/O CARD PASSING DATA TO THE CPU INDICATES PRESENCE OF A SINGLE
- BYTE BY SETTING THE I/O CARD'S FLAG AND THAT IN THE EVENT OF AN EMERGENCY
- INTERRUPT INCOMING DATA IS NOT LOST.
- * 5. REQUIRES THE FOLLOWING CALLING SEQUENCE;
- * LDA COUNT A = NEGATIVE BYTE COUNT
- * LDB BUFAD B = BUFFER ADDRESS
- * LDX SC X = SELECT CODE
- * CLE INITIAL ENTRY TO MICROCODE
- * OCT 105600 MICROPROGRAM OP CODE,
- 6. HAS A MAXIMUM TRANSFER RATE OF ABOUT 500 KB/S (KILOBYTES/SECOND) IN A NON-DCPC
- ENVIRONMENT. IN A TYPICAL DCPC ENVIRONMENT, BURST RATES UP TO 250 KB/S ARE
- * ATTAINABLE.

*

	JMP				BURSTIN	CALLE -
BURSTIN	ALGN				DOKSTIN	SAVE ENTRY POINTS
*	JMP	СИДХ	E		ODDBYTE	PETIIPN FROM
-	ICD					RETURN FROM INTERRUPT
*	JSB				STCHTRL	AFTER ODD NUMBER BYTES EXECUTE STC,C
SETPM		1056	DEC	S 3	Р	SAVE P.
		IOFF	INC	PNM	В	M = BUFFER ADDRESS,
*						P = NEXT BUFFER ADDRESS,
WAIT1	JMP	CNDX	110 t			HOLD OFF I/O INTERRUPTS.
SKPF1		לעווס	HOI	D	INTRPT	EMERGENCY INTERRUPTS?
	JMP	CNDX	SKPF	PASS		
*			SKIT	RJS	WAIT1	NO, WAIT FOR DATA READY.
BURST1		L4		S 4	101	
		L4		S4	101 S4	S4(11-4) = BYTE 1.
F115 :			INC	A	A .	S4(15-8) = BYTE 1.
END1	JMP	CNDX	ALZ	.,		UPDATE BYTE COUNT
*					WRTE1	COUNT = 0? YES, WRTE BYTE.
WAIT2	JMP	CNDX	110.1			
SKPF2	0111	CHDX	HOI		INTRPT	EMERGENCY INTERRUPTS?
5.0.1	JMP	CNDX	PASS SKPF	D IC	LIATTO	ALLOW STATUS UPDATE
*	O1 II	CHDX	SKFF	RJS	WAIT2	NO, WAIT FOR DATA READY.
BURST2				L	101	1.67.00
			I OR	S4	54	L(7-0) = BYTE 2.
WRTE12	WRTE	MPCK	101	TAB	54 54	S4(15-8, 7-0) = BYTES 1,2.
	· · · · -		INC	PNM	P	WRTE PACKED DATA, DO MPCK.
			INC			UPDATE BUFFER ADDRESS.
				A	Α	UPDATE BYTE COUNT.
END2	JMP	CHDX	ALZ	RJS	WAIT1	COUNT = 0? NO, CONTINUE.
	JMP				DONE	YES, EXIT.
*	LIDTE	MBOK		TAD	64	WRTE BYTE 1, DO MPCK.
WRTE1	WRTE	MPCK	INC	TAB P	S4 P	UPDATE BUFFER ADDRESS.
			TNC	Г	r	OF DATE BOTTER ADDRESS.
DONE		ION		В	Р	B = LAST BUFFER ADR. + 1.
DOTTE	READ	RTN	INC	PNM	S3	FIX P, START FETCH FOR
*	KEIID	K 1 1	1110		33	NEXT INSTRUCTION IN MAIN
ODDBYTE	READ		INC	PRM	В	GET PARTIALLY PACKED WORD
3227.12	I MM		LOW	IRCM	101B	FORM AND EXECUTE
		ASG		54	TAB	CLE INSTRUCTION
	JSB				STONTRL	EXECUTE STC,C
	JMP				WAIT2	GET SECOND BYTE
•		!				
ODDINT	I MM		LOM	IRCM	201B	SET E TO INDICATE
		SRG1	ONE			INTERRUPT ON ODDBYTE
					_	- CURRENT PUEEER APPRECE
INTRPT		ION	DEC	В	P	B = CURRENT BUFFER ADDRESS FIX P, EXIT TO HALT
			PASS	Р	S3	OR INTERRUPT ROUTINE
	JMP				6	OR THIERROLL ROUTINE
* STCNTRL	I MM	L4	CMLO	54	303B	S4 = 001700 = STC 0,C.
SICHIKL		- •		L	X	L = SC (SELECT CODE).
			IOR	S4	S4	S4 = STC SC,C.
FAKESC	I MM		LOM	IRCM	37 6B	IR(5-0) = 01, ALLOW STC.
REALSC	RTN	IOG		IRCM	S4	EXECUTE STC SC,C.
		END				

13-3. BLOCK I/O ADDRESS/DATA BURST INPUT MICROPROGRAM

Operation of a block I/O microprogram to input address and data is shown in EXAMPLE 2. Explanation of the microprogram is provided in the comments included in the listing. As explained for the previous microprogram, the microprogram performs its own STC, as shown in lines BURSTIN through REALSC, for the reasons explained in paragraph 13-2. Lines FAKESC and REALSC work together to allow execution of a STC with Memory Protect enabled. Refer to the coding techniques discussion in section 7 (performing microprogrammed I/O with Memory Protect and interrupts on) for a complete explanation.

EXAMPLE 2: BLOCK I/O ADDRESS/DATA BURST INPUT MICROPROGRAM

MICMXE,L SPECIFY 21MX E-SERIES. \$CODE = B1002 SAVE MICRO-OBJECT ON DISC. ORG 34000B 105600 MAPS TO 34000B BLOCK I/O ADDRESS/DATA BURST INPUT MICROPROGRAM THIS MICROPROGRAM: 1. INPUTS, IN A "BURST" MANNER, AN ADDRESS FOLLOWED BY THE DATA TO BE WRITTEN INTO THAT ADDRESS IN MAIN MEMORY. 2. IS INTERRUPTIBLE BY EMERGENCY INTERRUPTS (I.E., PARITY ERROR, DMS, MEMORY PROTECT); POWER FAIL AND I/O INTERRUPTS WILL NOT BE SERVICED DURING THE BURST TRANSFER. 3. ASSUMES THAT THE I/O CARD PASSING AN ADDRESS OR DATA TO THE CPU WILL INDICATE PRESENCE OF A SINGLE ADDRESS OR DATA ITEM BY SETTING THE I/O CARD'S FLAG AND THAT DATA IS NOT LOST IN THE EVENT OF AN EMERGENCY INTERRUPT. 4. REQUIRES THE FOLLOWING CALLING SEQUENCE; LDA COUNT A = POSITIVE WORD COUNT LDB SC B = SELECT CODE INITIAL ENTRY TO MICROCODE CLE OCT 105600 MICROPROGRAM OP CODE. 5. HAS A MAXIMUM TRANSFER RATE OF ABOUT 500 KP/S (KILO-PAIRS/SECOND, ONE PAIR = 1 ADDRESS AND 1 DATA) IN A NON-DCPC ENVIRONMENT. IN A TYPICAL DCPC ENVIRONMENT RATES UP TO 250 KP/S ARE ATTAINABLE. JMP BRSTIN SAVE ENTRY POINTS. ALGN BRSTIN DEC **S3** STORE P I MM L4 303B S4 = 001700 = STC 0,CCMLD **S4** L = SC (SELECT CODE). L В IOR **S4 S4** S4 = STC SC, C.**FAKESC** IOFF LOW IRCM 376B IR(5-0) = 01, ALLOW STC. REALSC IOG IRCM **S4** EXECUTE STC SC, C. **JMP** CNDX Ε **BRSTDTA BRSTADR** JMP CNDX IOH INTADR **EMERGENCY INTERRUPTS?** PASS INTERFACE FLAG SET? JMP CNDX SKPF **RJS BRSTADR** NO, GO TO BRSTADR IOI M = BUFFER ADDRESS. **BRSTDTA** JMP CNDX HOI INTDTA EMGERGENCY INTERRUPTS? **PASS** INTERFACE FLAG SET? JMP RJS CNDX SKPF **BRSTDTA** NO, GO TO BRSTDTA **BRSTEND** WRTE **MPCK** WRITE DATA INTO MEMORY. TAB IOI DEC UPDATE PAIR COUNT. DONE JMP CNDX ALZ RJS **FAKESC** COUNT = 0? NO, CONTINUE.

INTADR

INTDTA

INTRPT

I MM

JMP

I MM

JMP

END

LOW

LOW

PASS

ASG

IRCM

IRCM

101B

301B

S3

6

INTRPT

CLEAR EXTEND REGISTER

EXECUTE CLE OR CCE AND FIX P

EXIT TO HALT OR INTERRUPT

SET EXTEND REGISTER

MICROROUTINE

BLOCK I/O WORD BURST OUTPUT MICROPROGRAM 13-4.

Operation of the block I/O microprogram shown in EXAMPLE 3 is explained by the comments included in the listing. Similar considerations for interrupts and IOG as explained for EXAMPLES 1 and 2 also apply for this microprogram.

EXAMPLE 3: BLOCK I/O WORD BURST OUTPUT MICROPROGRAM

MICMXE,L \$CODE=BI003

ORG

34000B

SPECIFY 21MX E-SERIES SAVE MICRO-OBJECT ON DISC. 105600 MAPS TO 34000.

*BLOCK I/O BURST OUTPUT MICROPROGRAM

THIS MICROPROGRAM:

1. DUTPUTS DATA IN A "BURST" MANNER.

2. IS INTERRUPTIBLE BY EMERGENCY INTERRUPTS (I.E., PARITY ERROR, DMS, MEMORY PROTECT); POWER FAIL AND I/O INTERRUPTS WILL NOT BE SERVICED DURING THE BURST DATA TRANSFER.

3. ASSUMES THAT THE I/O CARD RECEIVING DATA FROM THE CPU IS READY TO RECEIVE DATA AND CONTAINS A DATA BUFFER LARGE ENOUGH TO HOLD THE ENTIRE BURST. REQUIRES THE FOLLOWING CALLING SEQUENCE;

A = POSITIVE WORD COUNT LDB BUFAD B = BUFFER ADDRESS

LDX SC

X = SELECT CODE

OCT 105600 MICROPROGRAM OP CODE.

5. HAS A MAXIMUM TRANSFER RATE OF ABOUT 1000 KW/S (KILO-WORDS/SECOND) IN A NON-DCPC ENVIRONMENT. IN A TYPICAL DCPC ENVIRONMENT, RATES UP TO 400 KW/S ARE ATTAINABLE.

-						The state of the s
P112-2-1-	JMP ALGN				BURSTOUT	SAVE ENTRY POINTS.
BURSTOUT	READ		DEC	53	P	SAVE NEXT INSTRUCTION ADDRESS
CETID	KEHD		INC	PNM	В	READ DATA, INITIALIZE P,M
SETIR		IOFF		IRCM	X	IR(5-0) = SC, IOFF HOLDS
*						OFF I/O INTERRUPTS.
BURST1				100	TAB	BURST DATA OUT OF MEMORY.
			INC	PNM	Ρ	UPDATE P,M
	JMP	CNDX	HOI		INTRPT	EMERGENCY INTERRUPTS?
	READ		DEC	Α	Α	READ NEXT DATA, UPDATE COUNT.
END1	JMP	CNDX	ALZ	RJS	BURST1	COUNT = 0? NO, CONTINUE.
*						·
DONE		ION		В	Ρ	B = LAST BUFFER ADDRESS + 1
	READ	RTN	INC	PNM	S3	START FETCH FOR NEXT INSTRUCTION
*						IN MAIN MEMORY.
INTRPT		ION	DEC	В	Р	B = NEXT BUFFER ADDRESS
				Ρ	S3	FIX P, EXIT TO HALT-OR-
	JMP				6	INTERRUPT MICROROUTINE
	END				-	

MICROPROGRAMMABLE PROCESSOR PORT

The Microprogrammable Processor Port (MPP) permits external hardware to be directly connected to the HP 21MX E-Series Computer and interfaced under direct microprogrammed control. Applications possible with the MPP include computer-to-computer communications, adaptation of specialized performance accelerating hardware, a fast or special I/O channel (similar in function to the DCPC), etc. The MPP special facility is comprised of a hardware/microprogram combination. The hardware interface is summarized below. A microprogram which may be used as a basis for your MPP design is discussed in paragraph 13-7. Note that the MPP facility has nothing to do with the I/O section.

13-6. HARDWARE INTERFACE

As illustrated in figure 2-1 and in appendix H, the MPP physical interface consists of a connector on the computer. This connector is located behind the Operator Panel (Refer to the I/O Interfacing Guide for the location and designation.) The MPP signal lines are present at this connector and these signals are ultimately under microprogram control. Table 13-1 summarizes some of the MPP physical interface. The use of every one of these signals is ultimately to be determined by the designer. Where use is mentioned in the table it is only a suggestion. Micro-orders mentioned are defined in table 4-1 in this manual. The actual design and use of the MPP must be determined by you (the user) and all information in this section should be interpreted as guidelines for design. Details on signal levels, connector pin number assignments, and other interface hardware design information for MPP use will be found in the HP 21MX M-Series and E-Series Computers I/O Interfacing Guide, part no. 02109-90006.

Table 13-1. MPP Signal Summary

SIGNALS	DESCRIPTION
MPPIO 0 thru 15	Two-way MPPIO signal lines that provide the main data link for the MPP to the computer (CPU) S-bus. Under control of micro-orders affecting the S-bus.
PP5	Output timing line can be used to synchronize with the computer for data transfers.
PLRO	Output L-register signal line under control of L-register micro-orders. L-register bits 3 through 1 must be 0 to enable the MPP. Signal PLRO is used for an address line.
STOV	Input signal line. State can be tested by the word type III Conditional field OVFL micro-order. Possible use to designate overflow from a set Overflow register.
PIRST	Output signal line. Can be used to sense the IR (IRCM micro-order in Store field).
PP1SP	Output signal line activated by a MPP1 micro-order in the word type I Special field. Could be used to designate "first operand to follow."
PP2SP	Output signal line activated by a MPP2 micro-order in the word type I Special field. Could be used to designate "second operand to follow."
MPBST	Output signal line activated by a MPPB micro-order in the word type I Store field. Could be used to generate a store (e.g., repeated four times to store in a 64-bit group of data, where data is being output on the S-bus).
MPBEN	Output signal line activated by a MPPB micro-order in the word type I S-bus field could be used to gate data into the computer on the S-bus (e.g., receive back computed data repeatedly).
MPP	Input signal line. State can be tested by the word type III conditional field MPP micro-order. Could be used to sense when device transfer is complete.

MPP MICROPROGRAM 13-7.

An example microprogram that can be used for the MPP is included below. The actual microprogram used must be prepared by you, for your application, using the information in applicable sections of this manual, and in particular, the micro-orders shown in table 13-1. The appropriate CM locations, UIG instructions (main memory/control memory linkage) and microprogramming support software should be used in the same manner as for preparation and use of any other microprogram.

Note that with the MPP design, the key is to have a data buffer large enough to hold the entire burst. The example microprogram operates in a no "hand shaking" manner to transfer data in 256 word bursts. At label BURST data is written into memory using a three microinstruction loop (630 nanoseconds total time). Additional comments appear in the microprogram.

EXAMPLE 4: MPP MAXIMUM DATA RATE BURST INPUT MICROPROGRAM

MICMXE,L \$CODE=MPP01

34000B DRG

SPECIFY 21MX E-SERIES SAVE MICRO-OBJECT ON DISC 105600 MAPS TO 34000

- MPP MAXIMUM DATA RATE BURST INPUT MICROPROGRAM
- THIS MICROPROGRAM:
- 1. INPUTS DATA IN A "BURST" MANNER.
- 2. IS INTERRUPTIBLE BEFORE THE BURST STARTS, BUT IS NOT INTERRUPTIBLE DURING THE BURST.
- 3. ASSUMES THAT THE DEVICE UTILIZING THE MPP FACILITY CONTAINS A DATA BUFFER LARGE ENOUGH TO HOLD THE ENTIRE BURST,
- 4. ASSUMES A BURST MAXIMUM OF 256 WORDS,
- 5. REQUIRES THE FOLLOWING CALLING SEQUENCE
- A = POSITIVE WORD COUNT
- LDA COUNT B = BUFFER ADDRESS
- 6. HAS A MAXIMUM DATA RATE OF ABOUT 1500 KW/S (KILO-WORDS/SECOND) IN A NON-DCPC ENVIRONMENT. IN A TYPICAL DCPC ENVIRONMENT RATES UP TO 500 KW/S ARE ATTAINABLE.

# Elivan					BURSTIN	SAVE ENTRY PUINTS
* BURSTIN	JMP ALGN	DEC		S3 CNTR	P A	SAVE NEXT INSTRUCTION ADDRESS CNTR = + WORD COUNT
* WAIT	JMP JMP	CHDX	HOI PASS MPP INC	RJS PNM	INTRPT WAIT B	ANY INTERRUPTS? UPDATE STATUS FLAGS NO, WAIT FOR DATA READY M = BUFFER ADDRESS, P = NEXT BUFFER ADDRESS
* BURST	WRTE JMP	MPCK DCNT CNDX	INC CNT8	TAB PNM RJS	MPPB P BURST	WRITE DATA INTO MERIOR I UPDATE CNTR, P, M COUNT = 0? NO, CONTINUE
DONE *	READ	RTN	INC	B PNM A	P S3 CNTR	FIX P, START NEXT TO BE A = 0 = BURST COMPLETE
* INTRPT	JMP END			Р	6 6	INTERRUPT MICROROUTINE

13-8. SUMMARY

Some typical transfer rates obtainable using the special facilities of the computer are summarized in table 13-2. Actual figures will depend upon your design.

Table 13-2. Special Facilities Transfer Rate Summary

FUNCTION	RATES					
BLOCK I/O DATA TRANSFERS						
Input (256 words or less*):	1.59M words/second (maximum)					
Output (256 words or less*):	1.36M words/second (maximum)					
MICROPROGRAMMABLE PROCESSOR PORT						
Burst (16 words or less*):	5.7M words/second (maximum)					
Continuous:	1.59M words/second (maximum)					
	*Transfer rates for larger numbers of words depend upon the size of the block to be transferred. Note that DCPC and memory refresh factors have been incorporated in the figures shown.					

PART IV Microprogramming Examples

MICROPROGRAMS

SECTION

14

The microprogramming examples in this section are arranged in order of advancing complexity and illustrate (among other things) concepts presented throughout the rest of this manual. Each microprogram is complete in itself and may be used directly in the computer or may be used as an example for creating your own microprograms. The following assumptions are made for the use of material in this section.

- The microprogramming support software (the microassembler, Microdebug Editor, driver DVR36, and WLOAD) must have been loaded into the RTE system. It is also assumed that the system equipment configuration (HP 21MX E-Series Computer, HP 13197A WCS, etc. installation) is compatible for microprogramming. (Refer to section 3 in this manual for more information on the steps necessary for preparing to microprogram.)
- RTE system equipment table entries (SC-to-LU relationship) must have been made.

The first examples use the MDE features to prepare and execute the microprograms. If you use the RTE Interactive Editor, then, the RTE Microassembler to prepare the larger examples, use the RTE Interactive Editor Tab function for determining the starting columns for micro-order fields. (Refer to section 8 for more information on preparation with the microassembler.

When you are ready to microassemble from the system LS tracks, the microassembler may be scheduled and used following the procedures outlined in section 9 of this manual. Control commands, error messages, etc., are described in section 9. Psuedo-microinstructions, etc., that you will need when preparing your source are described in section 8. The microassembled object will be placed in an RTE file you designate by the \$CODE command and will be ready to be accessed and loaded into WCS. Information on WCS support software use (for moving your microprogram into WCS or out of WCS) may be found in section 11 in this manual.

In addition to the examples included in this section you may be interested in the microprogrammable algorithms appearing in three other reference manuals:

- Computer Approximations.
- The ACM Manual (Association of Computer Manufacturers).
- Art of Computer Programming, Volume III.

WCS boards must be initialized (i.e., be assigned subchannel base addresses) for the transfer of microprogram object code to the boards. WCS initialization is required whenever the RTE system is booted up. Complete information required to write WCS initialization programs is given in the Driver DVR36 manual.

The WCS boards can be initialized and controlled by the FMGR CN command as follows:

```
CN,lu,n [,ba]
```

where:

```
lu = a WCS LU number;

n = 1 = assign base address to WCS LU;

n = 2 = enable WCS LU;

n = 3 = disable WCS LU;

n = 4 = down WCS LU;
```

ba = base address to be assigned to WCS LU.

For example, to initialize and enable a 1K WCS board having LU number 11 and 12, the following sequence of CN commands could be used:

```
CN,11,1,34000B
CN,11,2
CN,12,1,35000B
CN,12,2
```

If the above command sequence were going to be used frequently, it could be set up as a TR (transfer) file and saved for later execution. Refer to the Batch-Spool Monitor Reference Manual for information on TR files.

Microprograms

This page is intentionally blank!

14-2. MICROPROGRAMMING WITH MDE

The following three console run sheets provide examples of interactive sessions that illustrate the simplicity of using the Microdebug Editor program (MDEP). In the first console run sheet you use MDEP to prepare and execute a single-statement "microprogram" that simply decrements the A-register. Next, MDEP is used to prepare and execute a microprogram that performs a logical "and" on two octal numbers. This example illustrates the use of the READ and WRTE micro-orders. The MDE commands used in these examples are: LU, REplace, SEt, RUn, SHow, PR, EXit, and Abort. (Refer to section 10 for details on the MDE commands.) Note that the Abort (A) command only terminates another MDE command and does not terminate MDEP. Note also that these miniature "microprograms" are executable by MDEP without apparent microassembly.

If you did not attend the HP RTE microprogramming course, you may find it helpful to use these examples (following the run sheets step-by-step) as exercises for becoming familiar with MDEP. Make sure to initialize your WCS board(s) and use LU numbers appropriate for your computer installation. All operator entries are underlined in all examples.

EXAMPLE 1: DECREMENT A REGISTER, CONSOLE RUN SHEET

```
*ON, FMGR
:RU, MDEP
COMPUTER TYPE:
                  1=21MX, 2=21MX E-SERIES
TYPE(1 OR 2)?2
$LU, 13
LU#
          RANGE
                    STATUS
    034000--034777 1
$RE,34000B
34000
        LGS
               STFL
                      NAND
                                    CNTR
$$READ, RTN, DEC, A, A
34000
        READ
                      DEC
               RTN
$$/
SSE, A
    = Ø
    = 12345B
    = 12345
    = A
$RU, 105600B
RETURN= P+Ø1
SSE,A
    = 12344
    = 12344
    = <u>A</u>
$EX
SEND MDEP
:EX
SEND FMGR
```

EXAMPLE 2: READ/WRITE MEMORY, CONSOLE RUN SHEET (Sheet 1 of 2)

```
*ON, FMGR
: RU, MDEP
COMPUTER TYPE: 1=21MX, 2=21MX E-SERIES
TYPE(1 OR 2)?2
$LU, 13
LU#
       RANGE STATUS
13 034000--034777 1
$RE,34000B,34003B
                   XOR
34000 LGS
                         S3
                               Х
$$READ, NOP, PASS, L, A
                   PASS L
34000 READ
                               Α
$$/
34001
            STFL CMPS A
                               CNTR
$$NOP, NOP, AND, S1, TAB
34001
                   AND
                         SI
                               TAB
$$/
34002
             STFL PASS S11
$$WRTE, MPCK, PASS, TAB, SI
34002 WRTE MPCK PASS TAB
                               SI
$$/
34003
             SRG1 CMPS
                               MEU
$$READ, RTN, INC, PNM, P
34003
       READ RTN INC PNM
                               P
$$<u>A</u>
$SH,34000B,34003B
34000
       READ
                   PASS L
34001
                   AND
                         SI
                               TAB
34002 WRTE MPCK PASS TAB
                              SI
34003 READ RTN INC PNM
SSE, A
A = Ø
   = Ø
Α
  = \frac{377B}{377}
Α
Α
```

= <u>A</u>

EXAMPLE 2: READ/WRITE MEMORY, CONSOLE RUN SHEET (Sheet 2 of 2)

```
$PR
P+01= RETURN
P+02= RETURN
P+03= RETURN
P+04= RETURN
P+05= RETURN
P+Ø6= RETURN
P+Ø7= RETURN
P+Ø8= RETURN
P+09= RETURN
P+10= RETURN
P+01= RETURN
P+01= 52525B
P+01= 52525
P+01= A
$RU,105600B
RETURN= P+02
$PR
P+01= 125
P+02= RETURN
P+Ø3= RETURN
P+04= RETURN
P+Ø5= RETURN
P+06= RETURN
P+07= RETURN
P+08= RETURN
P+09= RETURN
P+10= RETURN
P+Ø1= 125
P+01= A
$EX
 SEND MDEP
:EX
 SEND FMGR
```

14-3. SHELL SORT EXAMPLE

This example illustrates a microprogrammed Shell sort technique which performs a sort of numeric data (assumed to be in a disc file). The theory of the technique is described in the reference material that is mentioned at the beginning of this section. The example illustrates the benefits of microprogramming a typical program that may be used repeatedly in a particular application. Included here are a FORTRAN program used to input the numbers to be sorted, list them (if so desired), and call a sort program. An Assembly language program is called to interface to a microprogram which performs the actual Shell sort.

Figure 14-1 is a flowchart that explains the microprogram. Annotated console run sheets are included that can be used to perform this same example in a step-by-step manner. The fully commented microprogram that performs the sort is included immediately after the console run sheets. Note that the Microdebug Editor is used to examine the progress of the sort.

When confidence in the ability of the microprogram to perform the sort is established, an application FORTRAN program is run (SRTST; which times the difference between the Assembler sort and the microprogrammed sort). The timing is accomplished in addition to the tasks already performed by the previously run test program.

The Assembly language program that runs the Shell sort (in competition with the microprogrammed version) is shown just before the console run sheet. Use the run sheet as an example to perform the execution and timing of the sort.

EXAMPLE 3: SHELL SORT, FORTRAN TEST PROGRAM

NO ERRORS*

```
PAGE
               0001
                                FTN4 - RELEASE 24177C - JULY, 1972
0001
      FTN4+L
2000
             PROGRAM SRIST
             INTEGER P(5) .CONS.PRINT.IDCB(144) .NAME(3) .IBUF(128)
0003
0004
             INTEGER TABLE (125)
0005
            EQUIVALENCE (CONS.P(1)), (NMBR.P(2)), (PRINT.P(3))
0006
            DATA NAME/2HN5,2H00,2H0 /
0007
      C
8000
      C GET RUN PARAMETERS
0009
            CALL RMPAR(P)
0010
      C
      C READ UNSORTED ELEMENTS FROM FILE N5000
0011
0012
            CALL OPEN (IDCB, IERR, NAME)
0013
            DO 10 J=1+NMBR/125
                                                               Computer
                                                               Museum
0014
            CALL READF (IDCB, IERR, IBUF)
0015
            DO 20 I=1.125
0016
      20
            TABLE((J-1)*125 + I) = IBUF(I)
0017
      10
            CONTINUE
0018
      С
0019
      C LIST UNSORTED ELEMENTS ?
0020
            IF (PRINT) 30,40,30
            WRITE (CONS,100) (TABLE(I),I=1,NMBR)
1500
      30
2500
      100
            FORMAT (/+(10@7))
0053
      C
0024
      C USE MDES TO INITIALIZE WCS
0025
      40
            CALL MDES (CONS)
0026
      C
0027
      C INDICATE START OF SORT
8500
            WRITE (CONS,200)
0029
      200
            FORMAT (/," START OF SORT")
0030
0031
      C EXECUTE SORT
0032
            CALL SORT (NMBR, TABLE)
0033
      C
0034
      C INDICATE END OF SORT
0035
            WRITE (CONS,300)
      300
0036
            FORMAT (/," END OF SORT")
0037
      C LIST SORTED ELEMENTS ?
0038
0039
            IF (PRINT) 50,60,50
      50
0040
            WRITE (CONS, 100) (TABLE(I), I=1, NMBR)
0041
      C
0042
      C COMPLETE DEBUG OPERATIONS
0043
      C I.E. CLEAR BREAKPOINTS, ETC.
0044
      60
            CALL MDES (CONS)
0045
            CALL CLOSE (IDCB)
0046
            END
```

PROGRAM = 00587

COMMON = 00000

EXAMPLE 3: SHELL SORT, TEST ASSEMBLER INTERFACE

PAGE 0002 #01

```
0001
                   ASMB .L
00000 2000
                        NAM 12.1.7
0003*
0004*
                       SORT INTERFACE PROGRAM
0005*
0006
                         ENT SORT
                         EXT .ENTR
0007
                         RSS 1
0008 00000 000000 NMBR
0009 00001 000000 TABLE BSS 1
0010 00002 000000 SORT
                         NOP
0011 00003 016001X
                         JSB .ENTR
                                       GET PARAMETERS
0012 00004 000000R
                         DEF NMBR
0013*
0014 00005 162000R
                         LDA NMBR.I
                                       A = NUMBER OF ELEMENTS
0015 00006 066001R
                                       B = ADDRESS OF FIRST ELEMENT
                         LDB TABLE
                                       E = 0 = INITIAL ENTRY
0016 00007 000040
                         CLE
                         OCT 105600
                                       INVOKE SORT MICROPROGRAM
0017 00010 105600
0018*
                          JMP SORT , I
0019 00011 126002R
0020
                         END
** NO ERRORS *TOTAL **RTE ASMB 750420**
```





Figure 14-1. Example 3, Microprogrammed Shell Sort Flowchart

EXAMPLE 3: SHELL SORT; TEST, CONSOLE RUN SHEET (Sheet 1 of 2)

```
*ON, FMGR
   :RU, EDITR
                            CREATE MICROPROGRAM SOURCE FILE
   SOURCE FILE?
  EOF
  /T;10,15,20,25,30,40 ← SET TABS FOR MICROINSTRUCTION FORMAT / MICMXE,L;;;;;;;21MX E-SERIES
    $CODE= 'M2. 'E. REPLACE;;; OBJECT TO DISC
   BODY OF
                            USER SELECTED MICROPROGRAM OBJECT FILENAME
   MICROPROGRAM
/ELC&M2.1E ◆
                            USER SELECTED MICROPROGRAM SOURCE FILENAME
    LS FILE 2 41
  END OF EDIT
  :RU, MICRO, 2
                            MICROASSEMBLE MICROPROGRAM
   /MICRO: END
  :RU, SRTST, 1, 5, 1
                            CONSOLE LU, NUMBER OF DATA, LIST FLAG (1=LIST)
   @1644@ 136@75 @16336 152742 @235@1 <del><--</del>
                                             UNSORTED DATA
  COMPUTER TYPE: 1=21MX, 2=21MX E-SERIES
  TYPE(1 OR 2)?2
SLU, 13
                      STATUS
  LU#
            RANGE
  13 Ø34ØØØ--Ø34777
                       i
                            USE FILENAME IN SCODE STATEMENT
  &LD, 'M2.1E -
  $LC, 34600B, 34417B
  SER, 34052B, 34072B
                            LOCATE MDE BREAKPOINT MICROPROGRAM, AND
           34052
                            PROVIDE AN UNUSED ENTRY POINT FOR MDE USE,
  BREAK 1
                            BEFORE SETTING BREAKPOINTS
  BREAK 2 34072
  BREAK 3 Ø
                            SET BREAKPOINT IN SWAP MICROINSTRUCTIONS, AND
  $EX
                            SET BREAKPOINT AT END OF ONE COMPLETE PASS
   START OF SORT
                            BREAKPOINT IN SWAP MICROINSTRUCTIONS
  BREAK 34052
   $SE,L,S6
                    56 = 16336
       = 16440
                                  ELEMENTS BEING SWAPPED
       = 16440
   L
       = <u>A</u>
   SRU
   BREAK 34072
                             AFTER BREAKING AT END OF PASS,
                             REMOVE END OF PASS BREAKPOINT
   $CL,34072B
   BREAK 1 34052
   BREAK 2 Ø
   BREAK 3 Ø
   $RU
```

EXAMPLE 3: SHELL SORT; TEST, CONSOLE RUN SHEET (Sheet 2 of 2)



PAGE 0002 RTE MICRO-ASSEMBLER REV.A 760805

```
0001
                    MICMXE,L
0002
                    $CODE= M2.1E, REPLACE
0003
                           ORG 34000B
0004
                    ******
0005
0006
                                   LAB 2.1 MICROPROGRAM
0007
8000
                   * THIS MICROPROGRAM SORTS AN INTEGER ARRAY INTO
0009
                   * ASCENDING ORDER USING THE DIMINISHING INCREMENT
0010
                   * TECHNIQUE (I.E. SHELL SORT).
0011
                     REF: ART OF COMPUTER PROGRAMMING. VOL 3.
0012
0013
                    CALLING SEQUENCE
0014
                         LDA NMBR
                                  + NUMBER OF SORT ELEMENTS
0015
                         LDB TABLE
                                  ADDRESS OF FIRST ELEMENT
0016
                         CLE
                                  E=(0=INITIAL ENTRY,
0017
0018
                                     1=RETURN FROM INTERRUPT)
                        OCT 105600 INVOKE SORT MICROPROGRAM
0019
0020
                    AT END
1500
                      CONTENTS OF TABLE SORTED
0022
                      A.B UNALTERED E.O MAY BE ALTERED X.Y ALTERED
0023
0024
                    NOTE
0025
                      IN THE FOLLOWING COMMENTS. I AND J ARE THE TWO
0026
                      SORT ELEMENTS BEING COMPARED
0027
                      (I.E. ARE THE COMPARANDS)
0028
0029
                   0030
                   HORI
                          EQU 68
0031 34000 327 001007
                          JMP
                                          SORT
                                                  SAVE ENT POINTS
0032
                          ALGN
0033
                   ***********
0034
                   * SAVE M (NEXT INSTRUCTION ADDRESS) IN S11 *
                   ****
0035
                   SORT
                                      S11 M
                                                  S11 = NEXT
0036 34020 010 033507
                                                   INSTR ADDR
                   ****
0037
                   * RETURNING FROM INTERRUPT ? (E=1?) *
0038
                   *****
0039
                          JMP CNDX E
                                          INTRTN
                                                YES, USE INTRIN
0040 34021 334 103042
                   *****
0041
                   * NUMBER OF ELEMENTS < 0 ? (Y=A, Y<0?) *
0042
0043
                   ***
                                          Α
0044 34022 010 007647
                                                  Y = A
                                          EXIT
                         JMP CNDX AL15
0045 34023 327 103602
                                                  Y<0 ? YES, EXIT
```

EXAMPLE 3: SHELL SORT, MICROPROGRAM (Sheet 2 of 3)

PAGE 0003 RTE MICRO-ASSEMBLER REV.A 760805

```
0047
                   * SET Y TO DISTANCE RETWEEN COMPARANDS (Y=Y/2) *
0048
0049
                   ***********
                         R1 Y Y
0050 34024 010 073664
                   SETY
                   *****
0051
0052
                   * DISTANCE = 0 ? (Y=0?) *
0053
                   ***
0054 34025 010 072747
                                          Υ
0055 34026 320 003602
                          JMP CNDX ALZ
                                          EXIT
                                                  Y=0 ? YES, EXIT
0056
                   ******
0057
                   * PLACE NUMBER OF COMPARES IN S3 (S3=A-Y) *
0058
                   * FORM ADDRESS OF I IN P (P=B)
                   * FORM ADDRESS OF J IN S4 (S4=B+Y)
0059
0060
                   * INITIALIZE SWAP INDICATOR (0=0)
0061
                   ***
0062 34027
                   STRTPASS
         010 072507
                                      L
                                         Υ
0063 34030
         004 107107
                                  SUB S3
                                          Α
                                                  S3 = COMPARES
0064 34031
         010 011707
                                      P
                                          В
                                                  P = ADDR OF I
0065 34032 003 011153
                              COV ADD S4
                                          R
                                                  S4 = ADDR OF J.
0066
                                                   0=0
0067
                   *********
0068
                   * READ I INTO L. UPDATE ADDRESS OF I (P=P+1) *
0069
                   * SAVE ADDRESS OF OLD I (S5=M)
0070
                   **************
0071 34033 227 174707
                   COMPARE READ
                                  INC PNM P
                                                  READ I, UPDATE P
0072 34034 010 033207
                                      S5
                                          M
                                                  S5 = ADDR OF I
0073 34035 010 000507
                                                  L = I
                                      L
                                          TAR
0074
                   ***
0075
                   * READ J INTO S6
0076
                   * UPDATE ADDRESS OF J (S4=M+1) *
0077
                   ****
0078 34036 230 046647
                          READ
                                  M
                                         S4
                                                  READ J
0079 34037 007 133147
                                  INC S4
                                          M
                                                  S4 = NEXT J ADDR
0080 34040 010 001247
                                          TAB
                                      S6
                                                  S6 = J
0081
                   *******
0082
                   * COMPARANDS OUT OF SEQUENCE ? (I>J?) *
0083
                   ******
0084 34041 014 152747
                                      S6
                                  XOR
                                                  J SIGN = I SIGN?
0085 34042
         327 142302
                          JMP
                             CNDX AL15 RJS SUBTRACT
                                                   YES, SUBTRACT
0086 34043
         012 136747
                                  PASL
                                                  I SIGN = - ?
         327 102602
0087 34044
                                                    YES, NO SWAP
                          JMP
                              CNDX AL15
                                          INTCHK
0088 34045
         327 002407
                          JMP
                                          SWAP
                                                    NO, SWAP
0089 34046 004 152747
                   SUBTRACT
                                  SUB
                                                  J - I < 0 ?
                                          S6
0090 34047 327 142602
                          JMP CNDX AL15 RJS INTCHK
                                                  NO, NO SWAP
0091
                   *************
0092
                   * WRITE OLD I INTO J IN MEMORY, CHECK FOR MEM. PROT. *
0093
                    SET SWAP INDICATOR (0=1)
0094
                   * WRITE OLD J INTO I IN MEMORY, CHECK FOR MEM. PROT. *
0095
                   *******************
0096 34050 012 137307
                                  PASL S7
                                                  S7 = OLD I
0097 34051 210 054036
                          WRTE MPCK
                                      TAB S7
                                                  J IN MEM = OLD I
0098 34052 007 150654
                              SOV INC M
                                          S5
                                                 M=ADDR OF I, O=1
0099 34053 210 052036
                          WRTE MPCK
                                      TAB S6
                                                 I IN MEM = OLD J
0100
                                                    0=1
```

EXAMPLE 3: SHELL SORT, MICROPROGRAM (Sheet 3 of 3)

PAGE 0004 RTE MICRO-ASSEMBLER REV.A 760805

```
0102
                    ****
0103
                    * ANY INTERRUPTS ? *
0104
                    ******
0105 34054 323 143442
                    INTCHK JMP CNDX HOI RJS ENDCHK
                    ******
0107
                                                    NO. CHK PASS
                    * SAVE P (NEXT I ADDRESS) IN X (X=P)
0108
                    * SET INTERRUPT PETURN INDICATOR (E=1)
0109
                    * FIX P (P=511)
0110
                   * JMP TO HORI (BASE SET INTERRUPT CODE)
0111
                   ****
0112 34055
         010 075607
                   INTEXIT
0113 34056
         342 000607
                                      χ ρ
                                                  X = NEXT I ADDR
0114 34057
                           IMM
                                  LOW
                                      IRCM 2008
          011 136761
                                                  IR(9-6)=1110=ELA
0115 34060
                               SRG1 ONE
         010 065707
                                                  CCE
0116 34061
         320 000307
                                           511
                                                   CCE, RSS, FIX P.
                          JMP
0117
                                          HORI
                                                   JMP TO BASE SET
0118
                   ****
                                                    INTERRUPT CODE
0119
                   * RESTORE ADDRESS OF NEXT I IN P (P=X)
0120
                   * RESTORE ADDRESS OF NEXT J IN 54 (S4=P+Y)
0121
                   * RESTORE NUMBER OF COMPARES IN S3 (S3=8+4-S4) *
0125
                   ****
0123 34062
         010 071707
                   INTETN
                                      Ь
                                          X
                                                  P = NEXT I ADDR
0124 34063
         010 072507
                                      L
                                          Υ
0125 34064
         003 075147
                                   4DD
                                      S4
                                          Þ
                                                  54 = NEXT J ADDR
0126 34065
         010 006507
                                      L
                                          Д
0127 34066
         003 011107
                                   ADD
                                      53
                                                  53 = H+A
0128 34067
         010 046507
                                      1
                                          54
0129 34070
         004 145107
                                  SUB
                                      53
                                          S 3
                                                  53 = (H+A)-54 =
0130
                                                   COMPARES
0131
                   **********
0132
                   * MORE COMPARES ? ($3=$3-1. $3 NOT =0?) *
0133
                   *********
0134 34071 000 045107
                   ENDCHK
                                  DEC 53 53
                                                 MORE COMPARES ?
0135 34072 320 041542
                          JMP CNDX ALZ RJS COMPARE YES, DO NEXT
0136
                   **********
0137
                   * ANY COMPARANDS SWAPPED DURING THIS PASS ? (0=1?) *
0138
                   *****************
0139 34073
         335 101342
                          JMP CNDX OVEL
                                      STRTPASS
                                                   YES. REDO PASS
         327 001207
0140 34074
                          JMP
                                          SETY
                                                    NO . NEXT PASS
0141
                   ***********************
0142
                   * START NEXT INSTRUCTION FFTCH. EXIT *
0143
                   ************
                   EXIT READ RTH INC PHM SIL
                                                 START NEXT
0144 34075 227 164700
0145
                          END
                                                    INSTR FETCH
```

END OF PASS 2: NO ERRORS

EXAMPLE 3: SHELL SORT, APPLICATION PROGRAM

PAGE 0001

```
0001 FTN4+L
2000
            PROGRAM SRIST
0003
            INTEGER P(5), CONS, PRINT, IDCB(144), NAME(3), IBUF(128)
0004
            INTEGER TABLE (125)
0005
            EQUIVALENCE (CONS,P(1)), (NMBR,P(2)), (PRINT,P(3))
0006
            DATA NAME/2HN5,2H00,2H0 /
0007 C
0008 C GET RUN PARAMETERS
0009
            CALL RMPAR(P)
0010 C
0011 C READ UNSORTED ELEMENTS FROM FILE N5000
2100
            CALL OPEN (IDCB, IERR, NAME)
0013
            DO 10 J=1.NMBR/125
0014
            CALL READF (IDCB, IERR, IBUF)
0015
            DO 20 I=1.125
            TABLE((J-1)*125 + I) = IBUF(I)
0016 20
     10
0017
            CONTINUE
0018 C
0019 C LIST UNSORTED ELEMENTS ?
            IF (PRINT) 30,40,30
0020
0021
      30
            WRITE (CONS, 100) (TABLE(I), I=1, NMBR)
2500
     100
            FORMAT (/+(10@7))
0023
     C USE MDES TO INITIALIZE WCS
0024
0025 40
            CALL MDES (CONS)
0026 C
0027 C INDICATE START OF SORT
8500
            WRITE (CONS, 200)
0029 200
            FORMAT (/," START OF SORT")
0030 C
0031 C EXECUTE SORT
0032
            CALL SORT (NMBR + TABLE)
0033 C
0034 C INDICATE END OF SORT
0035
            WRITE (CONS,300)
            FORMAT (/ . " END OF SORT")
0036
     300
0037
0038
     C LIST SORTED ELEMENTS ?
0039
            IF (PRINT) 50,60,50
0040
      50
            WRITE (CONS, 100) (TABLE(I), I=1, NMBR)
0041
0042
      C COMPLETE DEBUG OPERATIONS
0043 C I.E. CLEAR BREAKPOINTS, ETC.
0044
            CALL MDES (CONS)
      60
            CALL CLOSE (IDCB)
0045
0046
            END
```

FTN4 - RELEASE 24177C - JULY, 1972

** NO ERRORS* PROGRAM = 00587 COMMON = 00000

EXAMPLE 3: SHELL SORT, ASSEMBLER SORT (Sheet 1 of 2)

PAGE 0002 #01

```
0001
                  ASMB+L
                     NAM ASORT.7
00000 2000
0003
0004#
0005*
                     LAB 2.2 ASSEMBLER SORT
0006#
0007* THIS ASSEMBLER PROGRAM SORTS AN INTEGER ARRAY INTO *
0008* ASCENDING ORDER USING THE DIMINISHING INCREMENT
0009* TECHNIQUE (I.E. SHELL SORT).
0010* REF: ART OF COMPUTER PROGRAMMING. VOL 3.
0012* CALLING SEQUENCE
        LDA NMBR
                     + NUMBER OF SORT ELEMENTS
0013*
                     ADDRESS OF FIRST ELEMENT
0014#
         LDB TABLE
0015*
                     NOT PEQUIRED FOR THIS PROGRAM.
         \mathsf{CLE}
0016#
                       INCLUDED FOR COMPATIBILITY WITH *
0017*
                       THE MICPOPROGRAM CALL
0018#
         JSB SORT
                     INVOKE SORT ASSEMBLER PROGRAM
0019*
0020# AT END
41500
      CONTENTS OF TABLE SORTED
45500
       O MAY BE ALTERED
                       A +B + X + Y +E ALTERED
0023*
0024* NOTE
0025#
       IN THE FOLLOWING COMMENTS, I AND J ARE THE TWO
       SORT ELEMENTS BEING COMPARED
4026
       (I.E. ARE THE COMPARANDS)
0027#
0028*
0029********************
                        ENT SORT
0030
                        EXT .ENTR
0031
```

EXAMPLE 3: SHELL SORT, ASSEMBLER SORT (Sheet 2 of 2)

00057 000000 DSTNC BSS 1

CNTR

JPTR

IPTR

** NO ERRORS *TOTAL **RTE ASMB 750420**

00060 000000

00061 000000

00062 000000

BSS 1

BSS 1

BSS 1

END

0080

0081

2800


0083

0084

PAGE 0003 #01 0033 00000 000000 NMBR BSS 1 0034 TABLE BSS 1 00001 000000 00002 000000 SORT 0035 NOP 0036 JSB .ENTR GET PARAMETERS 00003 016001X 0037 00004 000000R DEF NMBR 00005 162000R 0038 LDA NMBR.I A = NUMBER OF ELEMENTS A < 0 ? 0039 00006 002020 SSA YES. EXIT 0040 00007 126002R JMP SORT I 0041 00010 001100 SETY ARS "Y" = "Y"/2 (SEE SORT MICROPROGRAM) "Y" = 0 ? 0042 00011 002003 SZA . RSS 0043 00012 126002R JMP SORT I YES. SORT DONE, EXIT DSTNC = "Y" = DISTANCE BETWEEN "I" & "J" 0044 00013 072057R STA DSTNC 0045 00014 103101 STRTP CLO CLEAR SWAP INDICATOR 00015 166000R 0046 LDB NMBR , I SET 00016 007004 CNTR 0047 CMB, INB 00017 046057R ADB DSTNC TO NUMBER 0048 00020 076060R STB CNTR OF COMPARES 0049 LDB TABLE 00021 066001R 0050 STB IPTR 00022 076061R IPTR = ADDRESS OF "I" 0051 0052 00023 046057R ADB DSTNC 0053 00024 076062R STR JPTR JPTR = ADDRESS OF "J" 0054 00025 162061R COMPR LDA IPTR.I 0055 00026 122062R XOR JPTR.I A = "I" XOR "J"SAME SIGNS ? 0056 SSA . RSS 00027 002021 0057 00030 026035R JMP SUR YES. SUBTRACT 0058 00031 162061R LDA IPTR.I "I" < 0 ? 0059 00032 002020 SSA 0060 00033 026047R JMP ENDCH YES. DON'T SWAP 0061 00034 026042P JMP SWAP NO, SWAP 2900 00035 162061R SUB LDA IPTR.I 0063 00036 003004 CMA.INA 00037 142062R 0064 ADA JPTR.I A = UUU - VIU0065 00040 002021 SSA, RSS "I" > "J" ? 00041 026047R NO. DON'T SWAP 0066 JMP ENDCH 00042 102101 SWAP 0067 STO SET OVFL TO INDICATE A SWAP 00043 162061R LDA IPTR.I SWAP 0068 0069 00044 166062R LDB JPTR . I "I" 0070 00045 172062R STA JPTR.I AND 0071 00046 176061R STB IPTR.I иJи 0072 00047 036061R ENDCH ISZ IPTR UPDATE "I" ADDRESS. 0073 00050 036062R ISZ JPTR "J" ADDRESS . AND 0074 00051 036060R ISZ CNTR CNTR. CNTR = 0? 0075 00052 026025R JMP COMPR NO. DO NEXT COMPARE 0076 00053 102201 SOC ANY SWAPS THIS PASS ? 0077 00054 026014R JMP STRTP YES. REPEAT PASS 0078 00055 062057R LDA DSTNC NO. A = "Y". 00056 026010R JMP SETY 0079 START NEW PASS

14-17

EXAMPLE 3: SHELL SORT, APPLICATION/TIMING CONSOLE RUN SHEET



14-4. MICROPROGRAMMED I/O OPERATION EXAMPLE

This paragraph contains an example of properly microprogrammed I/O operation in the RTE system environment. An Assembly language privileged section driver (DVA07) is shown as it would appear "normally", then the microprogram enhanced driver (DVM07) is shown. The FORTRAN IV program, shown first is used for executing the privileged I/O operation. The console run sheet and microprogram are included in the final part of this example.

```
FTN4 - RELEASE 24177C - JULY, 1972
        PAGE
              0001
0001
      FTN,L
            PROGRAM MPIO
0002
0003
            INTEGER IBUFR(5), P(5), CONS
0004
            EQUIVALENCE (P(1), CONS), (P(2), LU)
0005
            DATA IBUFL/5/
0006
      C GET CONSOLE LU, INPUT DEVICE LU
0007
            CALL RMPAR (P)
0008
      C
ØØØ9
      C PERFORM INPUT FROM DEVICE
0010
0011
            CALL REIO (1,LU, IBUFR, IBUFL)
0012
      C
0013
      C DISPLAY INPUT DATA
0014
             WRITE (CONS, 100) IBUFR
0015
      100
            FORMAT (/,X,5A2,/)
0016
            END
    NO ERRORS*
                    PROGRAM = 00048
                                           COMMON = 00000
```

The FORTRAN program used is the same whether the "normal" driver or enhanced version is used. The driver sections (initiation, privileged, completion) are prepared according to the guidelines in the Real Time Executive III Software System Programming and Operating Manual, part no. 92060-90004. Notice that the privileged section of the microprogram enhanced driver (the part that is microprogrammed) is much shorter than the complete Assembly language driver, thus, saving main memory space. The entire "old" privileged section is not needed with the new version. Now, from location PM07 you proceed immediately to the microprogram. This modified part of the driver saves the environment, inputs data, and is used when returning from control memory to restore the environment. Comments on the operation of the driver are included right in the listings.

Figure 14-2 is the flowchart for the microprogram. The console run sheet for microprogram preparation and the microprogram called from PM07 in the driver are shown last. Note that the microprogram saves the DMS status. The microprogram must be sensitive to DMS to operate properly in an RTE III system. SSM and JRS in the microprogram are DMS instructions. The EQU statements point branch instructions to these microroutines outside this microprogram. Note that Memory Protect status is checked and DMS status is properly restored on exit. This is an example of how to properly interface with the RTE system.

EXAMPLE 4: UNMODIFIED PRIVILEGED DRIVER (Sheet 1 of 3)

PAGE 0002 #01

```
0001
                    ASMB, L
0002*
0003* SAMPLE PRIVILEGED DRIVER
0004*
0005* AN "*" IN COLUMN 19 INDICATES A STATEMENT THAT IS NOT
0006* REQUIRED FOR THE MICROPROGRAM ENHANCED VERSION (DVM07)
0007* OF THIS SAMPLE PRIVILEGED DRIVER
0008*
0009
     00000
                         NAM DVA07,0
0010
                         ENT IA07, PA07, CA07
0011
                          SUP
0012*
0013*
0014* INITIATION SECTION
0015*
0016 00000 000000 IA07 NOP
     00001 072167R
0017
                         STA SCODE
                                       SAVE SELECT CODE
     00002 161665
0018
                         LDA EQT6.I
                                      GET CONWD
0019
     00003 012200R
                         AND = B77
                                      ISOLATE REQUEST CODE
0020 00004 052201R
                         CPA =B1
                                       READ REQUEST ?
0021 00005 026007R
                         JMP BFCHK
                                        YES, CONTINUE
0022 00006 026015R
                         JMP REJCT
                                         NO, REJECT I/O REQUEST
0023 00007 161665 BFCHK LDA EQT6,I
                                       GET CONWD
0024 00010 012202R
                         AND =B37777
                                       ISOLATE BITS 15,14
     00011 052201R
0025
                         CPA =B1
                                       BUFFERED I/O ?
0026
     00012 026017R
                         JMP RQOK
                                       YES, DO 1/0
     00013 052203R
                                       CLASS I/O ?
0027
                         CPA =B3
0028 00014 026017R
                         JMP RQOK
                                         YES, DO, 1/0
     00015 002404 REJCT CLA, INA
0029
                                         NO, ERROR
0030
                         JMP IA07,I
     00016 126000R
                                       TAKE REJECT RETURN
     00017 062167R RQOK LDA SCODE
0031
                                       A = SELECT CODE (SC)
0032 00020 032170R
                         IOR CLC
                                      *CONFIGURE PRIVILEGED
     00021 072103R
                         STA PRCLC
0033
                                      * SECTION CLC
0034 00022 062167R
                                       CONFIGURE STC'S
                         LDA SCODE
0035 00023 032171R
                         IOR STC
                                         ΙN
0036 00024 072045R
                         STA INSTC
                                           INITIATION SECTION
0037 00025 072113R
                         STA PRSTC
                                             & PRIVILEGED SECTION
0038 00026 022204R
                         XOR =B1200
                                      *CHANGE TO LIA SC
0039 00027 072075R
                         STA PRLIA
                                      *CONFIGURE PRIVILEGED SECTION LIA
0040 00030 161663
                         LDA EQT4,I
                                       CLEAR EQT4
                                         BIT 12 TO ALLOW
0041 00031 012205R
                         AND =B167777
0042 00032 171663
                         STA EQT4,I
                                           NORMAL TIMEOUT
0043 00033 061774
                         LDA EQTIS
                                       SAVE
0044 00034 072160R
                         STA EQ15
                                         EQT15
0045 00035 061663
                         LDA EQT4
                                           & EQT4
0046 00036 072161R
                         STA EQ4
                                             ADDRESSES
                                      GET DATA COUNT
0047 00037 161667
                         LDA EQT8,I
0048 00040 002021
                         SSA, RSS
                                       NEGATIVE?
0049 00041 003004
                         CMA, INA
                                         NO, SET NEGATIVE
0050 00042 072157R
                         STA COUNT
0051 00043 161666
                         LDA EQT7, I
                                       SAVE
0052 00044 072156R
                         STA BUFAD
                                         BUFFER ADDRESS
0053 00045 103700 INSTC STC 0,C
                                       START DEVICE
0054 00046 002400
                         CLA
                                       INDICATE OK INITIATION
0055 00047 126000R
                         JMP IA07,I
                                       RETURN
```

EXAMPLE 4: UNMODIFIED PRIVILEGED DRIVER (Sheet 2 of 3)

PAGE 0003 #01

```
0057*
       ØØ58*
       0059* PRIVILEGED SECTION

      0060*

      0061
      00050
      000000
      PA07
      NOP

      0062
      00051
      103100
      CLF 0
      TURN OFF INTERRUPTS

      0063
      00052
      106706
      CLC 6
      TURN OFF

      0064
      00053
      106707
      CLC 7
      DCPC INTERRUPTS

      0065
      00054
      072164R
      STA ASV
      SAVE A,

      0066
      00055
      076165R
      STB BSV
      B,

      0067
      00056
      001520
      ERA,ALS
      E,

      0068
      00057
      102201
      SOC

      0069
      00060
      002004
      INA

      0070
      00061
      072166R
      STA EOSV
      O,

      0071
      00062
      105743
      STX XSV
      X, &

      0072
      00064
      105753
      STY YSV
      Y REGISTERS

      0073*
      SSM DMSTS
      SAVE DMS STATUS
      !! OMIT FOR RTE 2 !!

      0074
      00067
      072171R
      STA MPTSV
      FLAG

      0076
      00070
      002404
      CLA, INA
      TURN OFF MEMORY

| March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | March | Marc
       0095 00113 002002 SZA
0096 00114 026125R JMP EXIT1
  0095 00114 026125R JMP EXIII
0097 00115 065654 LDB INTBA
0098 00116 160001 LDA 1,I
0099 00117 002020 SSA
0100 00120 102706 STC 6
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          NO, FORGET DCPC'S
                                                                                                                                                                                                                                                                                                                                                                                                                                      TURN
                                                                                                                                                                                                                                                                                                                                                                                                                                                               DCPC S
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            BACK

      0100
      00120
      102706
      STC 6

      0101
      00121
      006004
      INB

      0102
      00122
      160001
      LDA 1,1

      0103
      00123
      002020
      SSA

      0104
      00124
      102707
      STC 7

      0105
      00125
      105755
      EXIT1
      LDY YSV

      0106
      00127
      105745
      LDX XSV

      0107
      00131
      103101
      CLO

      0108
      00132
      000036
      SLA, ELA

      0109
      00133
      102101
      STO

      0110
      00134
      066165R
      LDB BSV

      0111
      00135
      062171R
      LDA MPTSV

      0112
      00136
      071770
      STA MPTFL

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ON
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      THEY
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    WERE
                                                                                                                                                                                                                                                                                                                                                                                                                                                      RESTORE Y,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           χ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           E, &
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           B REGISTERS
                                                                                                                                                                                                                                                                                                                                                                                                                                                  RESTORE MEMORY
                                                                                                                                                                                                                                                                                                                                                                                                                                           PROTECT FLAG
```

EXAMPLE 4: UNMODIFIED PRIVILEGED DRIVER (Sheet 3 of 3)

PAGE 0004 #01

```
0113 00141 002002
                         SZA
                                       WAS MEMORY PROTECT ON ?
0114
     00142 026151R
                         JMP EXIT2
0115 00143 062172R
                                         NO, LEAVE OFF
                         LDA ASV
                                         YES, RESTORE A REGISTER
0116
      00144 105715
                         JRS DMSTS EXI RESTORE DMS STATUS
0117
     00147 102100 EX1
                          STF Ø
0118 00150 126050R
                                       TURN ON INTERRUPT SYSTEM
                         JMP PAØ7,I
0119 00151 062172R EXIT2 LDA ASV
                                       TIXE
0120 00152 102100
                                       RESTORE A REGISTER
                         STF Ø
0121 00153 105715
                                      TURN ON INTERRUPT SYSTEM
                         JRS DMSTS PA07, I RESTORE DMS STATUS & RETURN
0122*
0123 00156 000000 BUFAD BSS 1
0124 00157 000000 COUNT BSS 1
     00160 000000 EQ15 BSS 1
Ø125
Ø126
     00161 000000 EQ4
                         BSS 1
0127
     00162 000000 DMSTS BSS 1
Ø128*
0129* END PRIVILEGED SECTION
0130*
0131*
0132*
0133* COMPLETION SECTION
0134 00163 000000 CA07 NOP
     00164 002400
Ø135
                         CLA
                                      SET UP FOR NORMAL RETURN
0136 00165 165667
                        LDB EQT8,I
                                      TRANSMISSION LOG TO B
0137
     00166 126163R
                        JMP CA07,I
                                      RETURN
0138*
0139 00167 000000 SCODE NOP
0140 00170 106700 CLC
                        CLC Ø
0141
     00171 103700 STC
                         STC Ø,C
0142 00172 000000 ASV
                         BSS 1
                         BSS 1
0143 00173 000000 BSV
0144 00174 000000 EOSV BSS 1
                         BSS 1
0145 00175 000000 XSV
0146 00176 000000 YSV
                         BSS 1
0147 00177 000000 MPTSV BSS 1
Ø148*
0149*
0150* SYSTEM COMMUNICATION AREA
Ø151*
0152 01650
                         EQU 1650B
                   INTBA EQU .+4B
0153 01654
                   EQT4 EQU .+13B
0154 01663
                   EQT6 EQU .+15B
0155 01665
                   EQT7 EQU .+16B
0156 01666
                   EQT8 EQU .+17B
0157 01667
                   EQT15 EQU .+124B
0158 01774
                   MPTFL EQU .+120B
0159 01770
                         END
0160
** NO ERRORS *TOTAL **RTE ASMB 750420**
```

EXAMPLE 4: ENHANCED DRIVER (Sheet 1 of 2)

PAGE 0002 #01

```
0001
                   ASMB, L
0002*
0003* SAMPLE PRIVILEGED DRIVER WITH MICROPROGRAM ENHANCEMENTS
0004*
0005 00000
                         NAM DVM07,0
0006
                         ENT IM07, PM07, CM07
0007
                         SUP
0008*
0009*
0010* INITIATION SECTION
0011*
0012 00000 000000 IM07 NOP
                                    SAVE SELECT CODE
GET CONWD
ISOLATE REQUEST CODE
0013 00001 072061R
                        STA SCODE
0014 00002 161665
                        LDA EQT6,I
                       AND =B77
CPA =B1
0015 00003 012063R
0016 00004 052064R
                                      READ REQUEST ?
                                     YES, CONTINUE
                        JMP BFCHK
0017 00005 026007R
                        JMP REJCT
0018 00006 026015R
                                      NO, REJECT I/O REQUEST
0019 00007 161665 BFCHK LDA EQT6,I GET CONWD
0020 00010 012065R AND =B37777 ISOLATE BITS 15,14
0021 00011 052064R
                        CPA =B1
                                      BUFFERED I/O ?
0022 00012 026017R
                        JMP RQOK
                                       YES, DO I/O
0023 00013 052066R
                        CPA =B3
                                    CLASS I/O ?
0024 00014 026017R
                        JMP RQOK
                                     YES, DO 1/0
0025 00015 002404 REJCT CLA, INA
                                       NO, ERROR
0026 00016 126000R JMP IM07, I TAKE REJECT RETURN
0027 00017 062061R RQOK LDA SCODE A = SELECT CODE (SC)
0028 00020 032062R IOR STC
0029 00021 072037R STA INSTC
                                    CONFIGURE STC IN
                                         INITIATION: SECTION
                       LDA EQT4,I
0030 00022 161663
                                      CLEAR EQT4
0031
     00023 012067R
                        AND =B167777 BIT 12 TO ALLOW
                        STA EQT4, I
0032
     00024 171663
                                         NORMAL TIMEOUT
                        LDA EQT15
ØØ33
     00025 061774
                                      SAVE
0034
     00026 072052R
                        STA EQ15
                                       EQT15
                        LDA EQT4
    00027 061663
0035
                                          & EQT4
     00030 072053R
                        STA EQ4
                                            ADDRESSES
0036
0037
     00031 161667
                        LDA EQT8, I
                                      GET DATA COUNT
                                      NEGATIVE ?
0038 00032 002021
                        SSA, RSS
0039 00033 003004
                        CMA, INA
                                       NO, SET NEGATIVE
0040 00034 072046R
                        STA COUNT
0041
     00035 161666
                        LDA EQT7.I
                                      SAVE
0042 00036 072045R
                        STA BUFAD
                                       BUFFER ADDRESS
0043 00037 103700 INSTC STC 0,C
                                      START DEVICE
                      CLA
0044 00040 002400
                                      INDICATE OK INITIATION
0045 00041 126000R
                        JMP IMØ7, I RETURN
```

EXAMPLE 4: ENHANCED DRIVER (Sheet 2 of 2)

PAGE 0003 #01

```
0047*
0048*
0049* PRIVILEGED SECTION
0050*
     00042 000000 PM07
                          NOP
0051
0052
                          MIC MIO, 105600B, 0 EQUATE MIO & MICROPROGRAM
                                       INVOKE MICROPROGRAM
0053 00043 105600
                          MIO
0054 00044 000054R
                          DEF DMSTS
                                       ADDRESS OF DMS STATUS SAVE WORD
                                     BUFFER ADDRESS
0055 00045 000000 BUFAD BSS 1
0056 00046 000000 COUNT BSS 1
                                      DATA COUNT
                          DEF MPTFL ADDRESS OF MEMORY PROTECT FLAG
DEF DMSTS THESE 2 DEF'S ARE HERE SO THAT
0057 00047 001770
                         DEF MPTFL
0058 00050 000054R
                          DEF PM07, I MIH MAY INVOKE JRS EFFICIENTLY
0059 00051 100042R
0060 00052 000000 EQ15 BSS 1
                                       ADDRESS OF EQT15
0061 00053 000000 EQ4 BSS 1
                                       ADDRESS OF EQT4
0062 00054 000000 DMSTS BSS 1
                                       DMS STATUS WORD
ØØ63*
0064* END PRIVILEGED SECTION
0065*
0066*
0067*
ØØ68∗ COMPLETION SECTION
0069 00055 000000 CM07
                          NOP
0070 00056 002400
                                        SET UP FOR NORMAL RETURN
                          CLA
     00057 165667
0071
                          LDB EQT8, I
                                        TRANSMISSION LOG TO B
0072 00060 126055R
                         JMP CM07,I
                                        RETURN
ØØ73*
0074 00061 000000 SCODE NOP
0075 00062 103700 STC
                          STC Ø,C
0076*
0077*
ØØ78∗ SYSTEM COMMUNICATION AREA
0079*
0080 01650
                          EQU 1650B
                   INTBA EQU .+4B
0081 01654
0082 01663
                   EQT4 EQU .+13B
0083 01665
                   EQT6 EQU .+15B
0084 01666
                   EQT7 EQU .+16B
0085 01667
                   EQT8 EQU .+17B
0086 01774
                   EQT15 EQU .+124B
                   MPTFL EQU .+120B
ØØ8 7
     01770
0088
                          END
** NO ERRORS *TOTAL **RTE ASMB 750420**
```





Figure 14-2. Example 4, Microprogrammed Privileged Section Flowchart

EXAMPLE 4: MICROPROGRAMMED DRIVER, CONSOLE RUN SHEET



EXAMPLE 4: DRIVER MICROPROGRAMMED PRIVILEGED SECTION (Sheet 1 of 3)

PAGE 0002 RTE MICRO-ASSEMBLER REV.A 760805

```
0001
                     MICMXE,L
                                                        21MX E-SERIES
2000
                     $CODE= * MDRVR . REPLACE
                                                        OBJECT TO DISC
0003
                     ***************
0004
0005
                     * SAMPLE PRIVILEGED SECTION MICROPROGRAM FOR DVM07 *
0006
0007
                     **************************
0008
                             ORG
                                  34000B
                                                        105600 => 34000
0009
                     HORI
                             EQU
                                  6B
0010
                     INDIRECT EQU
                                  2518
0011
                     SSM
                             EQU
                                  20347R
0012
                     JRS
                             EQU
                                  20354B
0013 34000 327 001007
                             JMP
                                               34020B
                                                        SAVE ENTRY
0014
                                                          POINTS
                             ALGN
0015
                     *********************************
0016
                     * !! OMIT IF OPERATING SYSTEM IS RTE 2 !! *
0017
                     * SAVE DMS STATUS (USR SSM I.E. 20347B)
0018
                     *********
0019 34020
          230 036747
                             READ
                                                        SSM EXPECTS A
0020 34021
          304 016347
                             JSB
                                               SSM
                                                          READ OF DMSTS
0021 34022
          000 075707
                                      DEC P
                                               P
                                                        SSM INC S P 1
0055
                     ********
                                                         TOO MANY FOR US
0023
                     * GET SC (SELECT CODE)
                                          (L≖CIR) *
0024
                     ******
0025 34023
          010 024507
                                                        L = SELECT CODE
                                               CIR
0026
                     *****
                     * FORM LI* SC IN S1, EXECUTE LI* SC *
0027
0028
                     * FORM STC SC.C IN S1
0029
                     * INPUT DATA INTO S2
                     *****
0030
0031 34024
          357 175007
                             IMM
                                      CMHI S1
                                               376B
                                                        S1 = 400 = LI*0
0032 34025
          010 141007
                                      IOR SI
                                               S1
                                                        S1 = LI*SC
0033 34026
          010 040606
                                                        EXECUTE LI* SC
                                  TOG
                                           IRCM S1
0034 34027
          353 007023
                             IMM
                                                        S1=1700=STC 0.C
                                 L4
                                      CMLO SI
                                               303B
0035 34030
          010 141007
                                      IOR SI
                                               51
                                                        S1 = STC SC_{\bullet}C
0036 34031
          010 013047
                                           S2
                                               IOI
                                                        S2 = DATA
0037
                     *****
0038
                     * READ BUFFER ADDRESS FROM BUFAD INTO $4
0039
                     * FORM CLC SC IN S3
0040
                      * PLACE UPDATED BUFFER ADDRESS IN S5 (S5=S4+1) *
0041
                      * WRITE UPDATED BUFFER ADDRESS INTO BUFAD
0042
                      0043 34032
          227 174707
                                              Р
                                                        READ BUF ADDR
                             READ
                                      INC
                                          PNM
0044 34033
          351 107123
                             IMM L4
                                      CMLO S3
                                               143B
                                                        S3=4700=CLC 0
0045 34034
                                      IOR
          010 145107
                                           S3
                                               53
                                                        S3 = CLC SC
0046 34035
                                                        S4 = BUF ADDR
          010 001147
                                           S4
                                               TAB
0047 34036
          007 147207
                                                        S5 = NEXT ADDR
                                           S5
                                               S4
                                      INC
0048 34037
          210 050007
                             WRTE
                                                        UPDATE BUF ADDR
                                           TAB
                                               S5
0049
0050
                      * WRITE DATA INTO BUFFER *
0051
                      ****
0052 34040
          010 046647
                                               S4
                                                        M = BUF ADDR
0053 34041
          210 042007
                             WRTE
                                           TAB
                                               S2
                                                        WRITE DATA
```

PAGE 0003 RTE MICRO-ASSEMBLER REV.A 760805

EXAMPLE 4: DRIVER MICROPROGRAMMED PRIVILEGED SECTION (Sheet 2 of 3)

```
0055
                     ********
0056
                     * READ (& UPDATE) DATA COUNT FROM COUNT INTO S4 *
0057
                     * FORM STC 4 IN S2, FORM STC 5 IN S2
0058
                     * WRITE UPDATED DATA COUNT INTO COUNT
0059
                     *******
0060 34042
          227 174707
                            READ
                                              Р
                                                      READ DATA COUNT
                                     INC PNM
0061 34043
          350 073062
                                                      S2 = 704 = STC 4
                            IMM L1
                                     CMLn S2
                                              358
0062 34044
          007 143047
                                     INC
                                         25
                                              S2
                                                      S2 = 705 = STC 5
0063 34045
          007 101147
                                     INC
                                                      S4 = NEW COUNT
                                         54
                                              TAB
0064 34046
          210 046007
                            WRTE
                                                      WRITE NEW COUNT
                                         TAB
                                             54
0065
                     ******
0066
                     * UPDATED COUNT = 0 ? *
0067
                     ******
0068 34047
          320 043302
                            JMP CNDX ALZ RJS STC
                                                      NO, STC SC,C
0069
                     ******
0070
                     * TURN OFF DEVICE (EXECUTE CLC SC) *
0071
                     ********
0072 34050
          010 044606
                                 IOG
                                         IRCM S3
                                                      EXEC CLC SC
0073
                     ******************
0074
                     * PLACE ADDRESS OF EQ15 IN S1
0075
                     * READ ADDRESS OF EQT15 USING S1 & INDIRECT ROUTINE *
                     * FORM ADDRESS OF EQ4 IN S1 (S1=S1+1)
0076
                     * FORM -1 IN S3, WRITE -1 INTO EQT15
0077
0078
                     ***********
0079 34051
          343 172507
                            IMM
                                     LOW
                                        L
                                              375B
                                                      L = 177775 = -3
          004 175007
0080 34052
                                     SUB
                                        Sl
                                              ρ
                                                      S1 = EQ15 ADDR
0081 34053
                            READ
          230 040647
                                              Sl
                                                      GET EQT15 ADDR
0082 34054
          300 012477
                            JSB
                                IOFF
                                              INDIRECT
0083 34055
          007 141007
                                     INC
                                         Sl
                                              Sl
                                                      S1 = ADDR OF EQ4
0084 34056
          343 177107
                            IMM
                                              377B
                                     LOW
                                         S3
                                                      S3 = 1777777 = -1
0085 34057
          210 044007
                            WRTE
                                         TAR
                                             S3
                                                      S3 EQT15 = -1
0086
                     ********************
0087
                     * READ ADDRESS OF EQT4 USING S1 & INDIRECT ROUTINE *
0088
                     * TURN ON BIT 12 IN VALUE READ FROM EQT4
0089
                     * WRITE UPDATED EQT4 VALUE INTO EQT4
0090
                     ********************
0091 34060
          230 040647
                            READ
                                              SI
                                                      READ EQT4
0092 34061
          300 012477
                            JSB
                                IOFF
                                              INDIRECT
0093 34062
          347 136507
                            IMM
                                     HIGH L
                                              357B
                                                      L = 167777
                                                      TURN ON BIT 12
0094 34063
          011 001007
                                     SONL SI
                                              TAB
                            WRTE
0095 34064
          210 040007
                                         TAB
                                              Sl
                                                      EQT4 BIT 12 = 1
0096 34065
          327 003347
                            JMP
                                              MPSTAT
                                                      CHK MEM. PROT.
0097
                     ****
0098
                     * READY DEVICE FOR NEXT INPUT (EXECUTE STC SC.C) *
0099
                     ************************
0100 34066
                    STC
                                 IOG
                                         IRCM S1
                                                      EXEC STC SC,C
         010 040606
```

EXAMPLE 4: DRIVER MICROPROGRAMMED PRIVILEGED SECTION (Sheet 3 of 3)

PAGE 0004 RTE MICRO-ASSEMBLER REV.A 760805

2102				*****	****	***		****	***	
0103									PTFL=0?) *	
0104									***	
	34067	227	174707	MPSTAT	READ		INC		Р	READ MPTEL
	34070		012477	MF 3 F 1	JSB	IOFF	1,40	FINIT	INDIRECT	KEAS MEIL
	34071		000743		U 30	ION			TAR	MPIFL = 0 ?
	34072		043602		JMP		A 1 -	D 10	*+2	
0103	34012	360	043002		JMP	CNDX	ALZ	KJ2	# + C	NO. LEAVE
0109										MEM. PROT. OFF

0111								•	ECUTE STC	
0112				***	***	***	***	***	****	***
0113	34073	010	042606			10G		IRCM	S2	EXEC STC 5
0114				****	****	****	***	****	****	***
0115				# !! OM	IT IF	OPERAT	ING	SYSTE	M IS RTE 2	· !! *
0116				# RESTO	RE DMS	STATE	JS. E	xIT (JMP JRS I.	E. 203548) *
0117				****	***	****	****	****	****	****
0118	34074	227	174707		READ		INC	PNM	ρ	JRS EXPECTS A
	34075		016607		JMP		1		JRS	READ OF DMSTS
0120				****	,	****	****	***		TEAS OF BROTS
0121				* !! DO	ONLY	EUB B.	TF o	. 1 &		
0122				* PERFO				*		
0123				* * * * * * * * * * * * * * * * * * * *			_			
0124				******	*****	***				D -> 055 DMA7 7
0124				*	2545		INC	b	P	P => DEF PM07,I
					READ		INC	PNM	P	READ PM07 ADDR
0126				*	JSB	IOFF		_	INDIRECT	
0127				#		MPCK	INC	P	М	JMP PM07.I
3158				#	RTN	ION				
0129					END					

END OF PASS 2: NO ERRORS

APPENDIXES

Appendix A ABBREVIATIONS AND DEFINITIONS

ABBREVIATIONS AND DEFINITIONS

APPENDIX

Α

An alphabetically arranged listing of abbreviations and definitions used in the manual follows. The listing does not contain definitions of terms such as X-register, S-register, etc., or definitions for languages (FORTRAN, etc.) and other commonly used terms such as K, nS., etc. Pseudomicroinstructions, abbreviations and definitions for micro-orders, and main memory (Assembly language) instructions are not included either. Refer to the computer operating and reference manual or to micro-order lists in this manual for explanations of these mnemonics.

ABBREVIATION	DEFINITION
AAF	A-Addressable Flip-flop
ACM	Association of Computer Manufacturers
ALU	Arithmetic/Logic Unit or ALU field (word type I microinstruction)
ASG	Alter-Skip Group (machine instruction category)
BAF	B-Addressable Flip-flop
BKTBL	Breakpoint table (MDE)
BRCH	Branch micro-order field, word type III or IV microinstruction
BSM	Batch Spool Monitor (RTE subsystem software module)
CIR	Central Interrupt Register
CM	Control memory
CMAR	Control Memory Address Register
CNDX	Condition field, word type II microinstruction
CNTL	Control
CNTR	Counter, either the lower eight bits of the Instruction Register or a micro-order.
COND	Condition field, word type III microinstruction
CPU	Central Processor Unit
CRT	Cathode ray tube (console device)
DCPC	Dual Channel Port Controller (computer accessory)
DMS	Dynamic Mapping System (13305A accessory)
DSPI	Display indicator register or a micro-order
DSPL	Display register or a micro-order
DVR36	Driver 36 for WCS board (12978A and 13197A)
EAG	Extended Arithmetic Group (machine instruction category)
$\mathbf{E}\mathbf{A}\mathbf{U}$	Extended Arithmetic Unit (machine category)

ABBREVIATION

DEFINITION

EDITR	RTE System Interactive Editor software module
EIG	Extended Instruction Group (machine instruction category)
EOF	End of file
EQT	RTE system equipment table
ESP	Engineering supplement package
EXEC	RTE system call to operating system
FAB	Firmware Accessory Board (13304A 3.5K CM storage accessory)
\mathbf{FF}	Flip-flop (single-bit storage element)
FFP	Fast FORTRAN Processor (computer accessory)
\mathbf{FFT}	Fast Fourier Transform
FMGR	File Manager (RTE system)
HP	Hewlett-Packard
I/O	Input/Output
IBL	Initial Binary Loader
\mathbf{IC}	Integrated circuit
IOG	Input-Output Group (machine instruction category)
IR	Instruction Register
KB/S	Kilobytes per second
KP/S	Kilopairs per second
KW/S	Kilowords per second
LED	Light-Emitting Diode (indicators on the computer)
LG	Load and Go (tracks in RTE system)
LOADR	RTE system loader (program name)
LS	Logical Source (tracks in RTE system)
LU	RTE system Logical Unit designator
M	M-register
MDE	Microdebug Editor (microprogramming support software)
MDEP	Name for MDE user scheduled (stand-alone) program
MDES	Name for MDE callable (subroutine) program
MEAR	Memory Address Register (DMS)
MEM	Memory Expansion Module (part of DMS)
MICRO	$\label{eq:programming} Program \ name \ for \ RTE \ Microassembler \ (microprogramming \ support \ software)$
MIR	Microinstruction Register
MJL	Microjump Logic
2	

DEFINITION ABBREVIATION MOD Modifier field, word type II microinstruction

Memory Protect MPP Multiprogrammable Processor Port

MRG Memory Reference Group (machine instruction category)

MXREF Name for RTE Microassembler Cross-Reference Generator (micro-

programming support software)

OP Operation field, word type I and II microinstructions

P P-register

MP

pROM Programmable Read-Only Memory (integrated circuits)

PTGEN Program name for pROM Tape Generator (microprogramming support

software)

R-S Rotate/shift (logic)

RAM Random Access Memory

ROM Read-Only Memory (used in control memory, map logic, etc.)

RPL Remote Program Load Configuration switches

RTE Real Time Executive (operating system)

RU RTE system command designation

SCSelect code

SRG Shift-Rotate Group (machine instruction category)

STR Store field, word type I and II microinstructions

SYS System

TTYTeleprinter (console device)

UCS User Control Store (13047A 2K CM storage accessory)

UIG User Instruction Group (machine instruction category)

USR User

WCS Writable Control Store (13197A 1K storage accessory)

WCSLT WCS logical unit table

WLOAD WCS I/O Utility (library) routine (microprogramming support software)

XFER Transfer





Appendix B MICROINSTRUCTION FORMATS

MICROINSTRUCTION FORMATS

APPENDIX

B

The four word type formats accepted by the microassembler appear below. The same type information appears at the top of the microprogramming form contained in appendix D.

Word Type 1	LABEL	ОР	SPECIAL	ALU	STORE	S-BUS	COMMENTS	
Word Type 2	LABEL	"IMM"	SPECIAL	MODIFIER	STORE	OPERAND	COMMENTS	
Word Type 3	LABEL	BRANCH	"CNDX"	CONDITION	BRANCH SENSE	ADDRESS	COMMENTS	
Word Type 4	LABEL	"JMP" OR "JSB"	MODIFIER/ SPECIAL	>	\times	ADDRESS	COMMENTS	
	FIELD 1	FIELD 2	FIELD 3	FIELD 4	FIELD 5	FIELD 6	FIELD 7	
	1	10	15	20	25	30	40 72	

OBJECT MICROCODE


The HP 21MX E-Series object code microinstruction is represented by a nine digit octal number, as follows:

XXX XXXXXX

The left three digits represent bits 23-16 of the microinstruction (the leftmost digit represents bits 23 and 22). Of the remaining six digits, the leftmost represents bit 15 and the other five represent bits 14-0.

Construct the octal representation of an object code microinstruction in the following way. Determine the binary codes of the required micro-orders from appendix C. Form the codes, according to fields, into a 24-bit string. Convert the string to octal by grouping bits.

Example:



Appendix C MICRO-ORDER SUMMARY AND SPECIALIZED MICROPROGRAMMING

MICRO-ORDER SUMMARY AND APPENDIX SPECIALIZED MICROPROGRAMMING

BINARY FIELD MICRO-ORDER SUMMARY

MICROASSEMBLER — (SOURCE) COLUMN NO. – BITS (ROM) —		MODIFIER/ SPECIAL 15 4 · 0	ALU 20 19 - 15	JMP COND 20 19 - 15	IMMEDIATE MODIFIER 20 19 · 18	STORE 25 9 - 5	BRANCH SENSE 25 14	S-BUS 30 14 - 10
WORD TYPES	1 - IV	I · IV	I	III	II	I, II	III	I
Bit Pattern								
00000	* NOP	RTN	DEC	ALZ	LOW	TAB	†RJS	TAB
00001	ARS	§JTAB	OP11	ONES	HIGH	CAB		CAB
00010	CRS	CNDX	OP10	COUT	CMLO	‡MPPA		‡MPPA
00011	LGS	**ION	DBLS	AL0	CMHI	A		A
00100	NRM	** RJ30	OP8	L0		В		В
00101	DIV	** J74	OP7	L15		** IOO		** IOI
00110	LWF	** IOG	ADD	RUN		DSPL		DSPL
00111	MPY	*NOP	OP6	** HOI		DSPI		DSPI
01000	WRTE	SRUN	OP5	CNT4		‡ MPPB		‡ MPPB
01001	READ	‡MPP2	SUB	IR11		‡ MEU		‡ MEU
01010	ENV	# MESP	OP4	RUNE		L		** CIR
01011	ENVE	cov	орз	NMLS		CNTR		CNTR
01100	JSB	sov	ZERO	‡ MPP		** IRCM		LDR
01101	JMP	PRST	OP2	CNT8		М		M
01110	IMM	CLFL	OP1	NSFP		PNM		** DES
01111	RTN	STFL	1NC	AL15		* NOP		*NOP
10000		**SRG2	* PASS	NLDR		S1		S1
10001		**SRG1	IOR	NSTB		S2		S2
10010		L1	SONL	NINC		S3		S3
10011		L4	ONE	NDEC		S4		S4
10100		R1	AND	NRT		S5		S5
10101		DCNT	PASL	NLT		S6		S6
10110		ICNT	XNOR	NSTR		S7		S7
10111		RPT	NSOL	NMDE		S8		S8
11000		# ASG	SANL	FLAG		S9		S9
11001		∥IAK	XOR	E		S10		S10
11010		‡MPP1	CMPL	NINT		S11		S11
11011		§FTCH	NAND	OVFL		SP		SP
11100		‡INCI	OP13	NSNG		X		X
11101		SHLT	NSAL	** SKPF		Y		Y
11110		± MPCK	NOR	IR8		P		P
11111		**IOFF	CMPS	MRG		s		s

^{*}Default micro-order.

[†]If no RJS, bit 14 0.

 $[\]ddagger Means$ not normally used by user microprogrammer unless a specific accessory is installed.

 $[\]S \, Means \ included \ here \ for \ completness \ only; reserved \ for \ exclusive \ use \ of \ system \ microprogrammers.$

^{||}Not normally used by user microprogrammer.

^{**}Use with caution (i.e., be completely familiar with the function.)

SPECIAL USE MICRO-ORDERS

Two micro-orders (FTCH and JTAB) assigned to the word type I Special field are used only in the base set. These two micro-orders are listed in table 4-1 and in the various micro-order summaries only for completeness. They are not to be used in "normal" user microprogramming because of their complex functions and effect on the Save Stack. However, if you are planning to do system emulation, you may have need of the summary information presented below.

FTCH. The FTCH micro-order does the following:

- a. Stores the present contents of the M-register into the Memory Protect Violation register if Memory Protect is installed. This is usually the address of the next Assembly language instruction to be executed.
- b. Clears the Memory Protect Violation Flag flip-flop and Indirect Counter if Memory Protect is installed.
- c. Clears the L-register and the CPU flag.
- d. Resets microsubroutine Save Stack address logic.

JTAB. The JTAB micro-order is used to complete the Fetch microroutine and begin the execution operation. JTAB works as follows:

- a. If INCI was not specified in the Special field of the previous microinstruction, JTAB calls for the CMAR to be loaded with an execution microroutine address dependent upon the eight most significant bits (15-8) of the IR. These eight bits functions as an address to the Jump Table, the contents of which become the target branch address.
 - If INCI was specified in the previous microinstruction, the branch as described above is made only if the condition mapped by bits 19-14 of the microinstruction is met. The condition will be coded with ALU and S-bus field micro-orders, *not* Condition field (word type III) micro-orders. For example, JTAB is used once in the base set at CM location 2. The Condition field is represented by the ALU field (INC) which has the same bit pattern as AL15 in the Condition field. Bit 14 of the microinstruction is one (P is in the S-bus field) so the RJS feature is enabled. Therefore the branch through the Jump Table will only be made if the conditions of AL15 RJS are met.
- b. If the Run flip-flop is reset or an I/O interrupt is pending and not held off by the Interrupt Enable flip-flop (refer to IOFF in the Special field, table 4-1) and INCI was not specified in the previous microinstruction, a branch to CM location 6 will occur instead of a branch to the address specified by the Jump Table.
- c. Inhibits the operation specified in the Store field if a Memory Reference Group instruction is in the IR and bit 15 out of ALU was set during the previous word type I or II microinstruction or, if a JMP, JSB, STA, STB, or ISZ Assembly language instruction is in the IR. Logically:

```
Inhibit Store = JTAB[(IR14 + IR13 + IR12) AL15 + IR14 • IR12 • IR11 + IR14 • IR13 • IR12 + IR14 • IR13 • IR11]
```

d. Turns on the Interrupt Enable flip-flop.

e. Initializes the microsubroutine Save Stack address logic.

Because of JTAB's complex functional structure, and intended use (it can be seen only at locations 00001, 00003 and 00305 in the base set), it should *not* be used in normal "user" microprogramming.

MAPPING DETAILS

Section 6 provides information on usable UIG instructions and related CM entry point addresses. An understanding of that information is prerequisite to the material in this appendix. The base set mapping procedure, UIG instruction decoding (bits 15 through 8), module selection code indexing (bits 8 through 4), and secondary indexing (bits 3 through 0), are explained below. These explanations primarily concern UIG mapping but, some information on the HP reserved areas is also included so that if you plan system emulation the appropriate data can be extracted. It should be noted that it is not intended that the HP 21MX E-Series Computer base set be changed. The base set mapping concept is applicable to any instruction placed in the IR.

UIG DECODING

The base set FETCH microroutine will normally be used to store the UIG instruction in the IR. This procedure occurs during execution of the microinstruction at CM location 00000. (See the base set listing in appendix G for all references to CM base set locations included in this discussion.) Figure C-1 illustrates UIG instruction bit patterns. Note that bits 15 thorugh 9 must have a 101 or 105 (octal) value to fall within this instruction group.

At location 00001 in the base set, a JTAB micro-order causes examination of bits 15 through 8 of the IR and conditionally causes this upper byte to be taken as an index (address) to the ROM Jump Tables. For the JTAB conditions, refer to the JTAB explanation in this appendix immediately preceding this mapping discussion. As seen in figure C-1, the upper 8 bits of a UIG instruction (in the IR), when examined by JTAB, will be decoded as a 203, 212 or 213 (octal) value if they fall within the UIG. The applicable value is applied to the Jump Tables as the lower three (octal) digits of the Jump Table address (first two digits, 02, masked off). (See the Jump Table listing at the end of appendix G). The lower bits of the value unloaded from the Jump Tables are applied to the CMAR as the CM location to be branched to in the first step in determining the desired final CM location.

UIG Jump Table addresses 02203 and 02213 (bit 8 of the IR equals 1 in each case) both cause value 000 000107 (octal) to be unloaded from the ROM Jump Tables. (See appendix G.) This, in turn, is used as the CMAR location value 00107 to obtain the next microinstruction. Hence, it can be seen from the Jump Table listing that for UIG instructions beginning 101xxx and 105xxx (xxx equals values as shown in table 6-1), a branch to location MAC1 (00107) in the base set will be made. This means bit 11 (the bit causing the difference between 101 and 105) can be used (as described in paragraph 6-3) to pass A- and B-register information from main memory to all CM locations mapped to by UIG instructions beginning with either code. Note, from table 6-1, that bit 11 is not usable for this purpose when mapping to modules that only have UIG instructions with bits 15 through 9 equal to 105 (octal) available (e.g., user modules 60 and 62).

If UIG instructions 105400 through 105777 are used (02213 applied as an address to the Jump Tables), it can be seen from the base set, Jump Table listings, and figure C-1 that all mapping will be through MAC1 (CM location 00107 in the base set) for this first step. If UIG instructions 105000 through 105377 are used (02212 applied as an address to the Jump Tables) it can be seen that all mapping will be through MACO (CM location 00103 in the base set) for this first step.

MODULE SELECTION

Step 2 in figure C-1 illustrates that module selection is made as the second step (primary map) toward the desired final CM location. The UIG module selection code, composed of UIG instruction bits 8 through 4, is used in determining mapping to a particular CM module. A group of modules (as implied in the preceding paragraph) to be mapped to is determined by examination of bit 8. Examination of bits 7 through 4 of the UIG instruction determines the module to be mapped to within the selected group.

Figure C-2 shows the bit patterns available for all UIG instructions. Note that with the five bits (8 through 4) of the module selection code, 32 combinations are possible. This means 32 module entry points are available. Bit 8 (used to select CM location 00103 or 00107, at labels MAC0 or MAC1) determines whether mapping will be through MACTABL0 or MACTABL1 in the base set Primary Mapping Table. It can be seen (in figure C-2 and the base set listings) that if bit 8 equals 0, MACTABL0 will be used and if bit 8 equals 1, MACTABL1 will be used.

From base set locations 00103 (label MAC0) or 00107 (label MAC1) in the Input-Output Group microroutines, a word type IV branch is made to either MACTABL0 or MACTABL1, respectively, using a J74 micro-order. This micro-order examines bits 7 through 4 of the UIG instruction in the IR to determine the module to be mapped to within the group selected by bit 8 (MACTABL0 or MACTABL1).

This discussion is best followed by referring to the base set listing (appendix G) in conjunction with figure C-2. MACTABL1 begins at CM location 00760 and extends through CM location 00777 (16 locations). MACTABL0 begins at CM location 01000 and extends through CM location 01017 (16 locations). Both these (above) are in the base set Primary Mapping Table.

The J74 micro-order (at MAC0 or MAC1) replacement of bits 8 through 5 in the microinstruction branch address field by bits 7 through 4 from the IR completes the second step in mapping (the primary map). With completion of this step, the offset for entry into the Primary Mapping Tables is determined; i.e., the specific control memory module is determined). See figure 4-5, Jump Address Decoding, and the J74 micro-order explanation in table 4-1 for information on branch address field modifications using the J74 micro-order for indexing.

Compare figure C-2 and the base set Primary Mapping Table and you will notice that HP reserved modules 2, 3, 32, and 39 have 2, 6, 2, and 3 entry points (respectively) assigned. CM entry points mapped to are so noted in figure C-2, and note in the base set Primary Mapping Table that modules 3 and 39 do not have branch address modification micro-orders (RJ30) in their microinstructions. Some study of the situation is required if you are going to attempt changes to this system and as mentioned in section 6, the description is beyond the scope of this manual. The discussion for the generally used third step in mapping (secondary) index follows.


SECONDARY INDEX

By examining figure C-2 and the Primary Mapping Table, it can be seen that all modules of the User Instruction Group (except 2, 3, 32 and 39 mentioned above) have a single module selection code assigned. This means that the microinstruction appearing in the Primary Mapping Table for a particular module represents the primary software entry point (step 3 figure C-1) for access to that module. This entry point is expanded to 16 possible entry points per module by the secondary index. That is, as noted in figures C-1 and C-2, (step 3 of mapping to the desired final CM location entry point) examination of bits 3 through 0 of the UIG instruction takes place in MACTABLO or MACTABL1.

Appendix C


This is accomplished by using the RJ30 micro-order in the Special field for the branch microinstructions (shown in the Primary Mapping Table). RJ30 causes bits 8 through 5 of the word type IV microinstruction branch address field to be replaced by bits 3 through 0 of the IR. RJ30 also begins a read operation from main memory as the branch to the desired module begins (indexed into one of the first 16 locations by bits 3 through 0 of the UIG instruction in the IR.

See the information in table 4-1 (RJ30), figure 4-5, and appendix B on branch address modification and decoding. Also, see the information on microassembler pseudo-microinstructions (e.g., ALGN) in section 8 and the information for the ION and IOG micro-orders (used in word type IV) for branch address field modifications.



7115-19

Figure C-1. UIG Instruction Bit Decoding




- NOTES 1 W. X. Y. Z. ARE LOGIC ONES OR ZEROS MAKING UP A RANGE OF CODES.
 - 2 CONTROL MEMORY STARTING ADDRESSES ARE IN OCTAL
 - 3 ABBREVIATION RES. MEANS RESERVED. OTHER ABBREVIATIONS IN THE COMMENTS ARE EXPLAINED IN TEXT
 - 4 MODULE 32 HAS 32 ENTRY POINTS.
 - 5 MODULE 39 HAS 48 ENTRY POINTS HOWEVER 32 ARE MAPPED DIRECTLY TO LOCATION 23420 FOR USE IN ONE OF THE MICROINSTRUCTIONS. THAT IS, ALL 16 COMBINATIONS OF USER" INSTRUCTIONS MAP DIRECTLY TO THE ENTRY POINT DESIGNATED BY (NON-INDEXED)
 - 6 'NO EXAMINATION OF BITS 3 THROUGH 0 IN THE PRIMARY MAPPING TABLE.



Appendix D MICROPROGRAMMING FORM

APPENDIX

D





MICROPROGRAMMING FORM

Appendix EOBJECT TAPE FORMATS


,		

E





Format of Standard Object Tape (Sheet 2 of 2)



Appendix F HP 21MX-TO-HP 21MX E-SERIES MICRO-ORDER COMPARISON SUMMARY

HP 21MX-TO-HP 21MX E-SERIES APPENDIX MICRO-ORDER COMPARISON SUMMARY



F

This summary includes a comparison of all the HP 21MX Computer micro-orders and all HP 21MX E-Series Computer micro-orders. If you already have microprograms prepared for HP 21MX Computers the summary will be helpful for making a conversion to the E-Series. Note that some E-Series micro-orders have identical mnemonics and bit patterns as those for the HP 21MX. In most instances, however, the bit patterns vary. There is a percentage of the micro-orders that are completely new for the E-Series and also, a percentage of micro-orders that have not propagated from the HP 21MX to the HP 21MX E-Series. You should refer to the "dictionary" section of the micro-orders for each computer document to determine the exact meaning and functions of micro-orders you plan to use.



Micro-Order Comparison Summary

FIELD COLUMN NO. (ROM BITS)	ł	RANCH 10 3-20		SPECIAL 15 1-0		LU 20 1-15		OND 20 2-15		I/MOD 20 9-18		ORE 25 9-5		CHSENSE 25 14		BUS 30 1-10
COMPUTER	21 MX	E-SER.	21MX	E-SER.	21MX	E-SER.	21MX	E-SER.	21 MX	E-SER.	21MX	E-SER	21 M X	E-SER.	21MX	E-SER
Corresponding Bit Pattern														L-SEN.	2177	E-SER
00000	NOP	NOP	IOFF	RTN	INC	DEC	TBZ	ALZ	HIGH	.oa	*AH	*24		.,		
00001	ARS	ARS	SRG2	JTAB	OP1	OP11	ONES	ONES	LOW	HIGH	CAB	(44	ia, ,,	.,	1 A B	TAB
00010	CRS	CRS	L1	CNDX	OP2	OP10	COUT	COUT	СМн	CMLO		Maria 1			B	CAB
00011	LGS	LGS	L4	ION	ZERO	DBLS	AL0	ALO	CMLC	CMH					I C FR	MPDA
00100	MPY	NRM	R!	RJ30	OP3	OP8	AL15	LO	O.W.C.C.	C VIII .	400	i.		!	← 🕶	A
00101	DIV	DIV	ION	J74	OP4	OP7	NMLS	L15		i	CNTR					В
00110	LWF	LWF	SRG1	IOG	SUB	ADD	CNT8	RUN			OSP.	1:4.			. '.'R	101
00111	WRTE	MPY	RES2	NOP	OP5	OP6	FPSP	HOI			DSP.				1 SPL	DSPL
01000	ASG	WRTE	STFL	SRUN	OP6	OP5	FLAG	CNT4			B B	No. 1			1.5PI	DSPI
01001	READ	READ	CLFL	MPP2	ADD	SUB	E	IR11			v	Mi Mi		!	4) B	MPPB
01010	ENV	ENV	FTCH	MESP	OP7	OP4	OVFL	RUNE			В	·:				MEU
	ENVE	ENVE	SOV	COV	OP8	OP3	RUN	NMLS				*.*			÷	CIR
01100	JSB	JSB	COV	SOV	OP9	ZERO	NHOI	MPP			™ Mt	4 V				CNTR
01101	JMP	JMP	RPT	PRST	OP10	OP2	SKPF	CNT8			l ov			i	.::-B FE52	LDR
01110	IMM	IMM	SRGE	۱ ۱	OP10	OP1	ASGN	NSFP		ì	PN.M					M DES
01110	HVHVI	RTN	NOP	CLFL STFL	DEC	INC	IR2	AL15			MUR.				Mi J	NOP
		n III		SRG2				i .			11.7F					
10000			MESP MPCK	SRG1	CMPS NOR	PASS	NLDR NSNG	NLDR NSTB			57					S1
10001						_										S2
10010 10011			IOG ICNT	L1	NSAL OP13	SONL	NINC NDEC	NINC			S3 54					\$3
				L4							1					S4
10100			SHLT	R1	NAND	AND	NRT	NRT			35.					S5
10101			INCI	DCNT	CMPL	PASL	NLT	NLT			(5t)					S6
10110			RES1	ICNT	XOR	XNOR	NSTR	NSTR							1.4	S7
10111			SRUN	RPT	SANL	NSOL	NRST	NMDE			S#					S8
11000			UNCD	ASG	NSOL	SANL	NSTB	FLAG			S9 S9					S9 S10
11001			CNDX	IAK	XNOR	XOR	NSFP				511					
11010			JIO	MPP1	PASL	CMPL	INT	NINT			l '					S11 SP
11011			JTAB	FTCH	AND	NAND	SRGL	OVFL			S					1
11100			J74	INCI	ONE	OP13	RUNE	NSNG								×
11101			J30	SHLT	SONL	NSAL	NOP	SKPF			p p				p	Y P
11110			RTN	MPCK	IOR	NOR	CNT4	IR8			1	,				
11111			JEAU	IOFF	PASS	CMPS	NMEU	MRG			S	,			-1	S

Appendix G HP 21MX E-SERIES COMPUTER BASE SET MICROPROGRAM LISTING

HP 21MX E-SERIES COMPUTER BASE SET MICROPROGRAM LISTING

APPENDIX

G

The entire HP 21MX E-Series Computer RTE Microassembler listing for the base set microprogram appears in this appendix. Control memory modules 0 through 3 are used. Information for the ROM Jump Tables is also included at the back of the base set listing. The microprogram listing for the dynamic mapping instructions conclude this appendix.

PAGE 0006 RTE MICRU-ASSEMBLER REV.A 760818 0003 OB 0004 0005 21MX E-SERTES BASE SET MICROCODE 0006 0007 1976-09-02-1530 0008 0009 00000 230 000633 FETCH READ FICH PASS IRCM TAB IR := T/A/R; M := OP ADR; READ 0010 00001 007 174701 JIAH INC PNM JMP THRU LUT: " := P CNDL; P := P 0011 0012 00002 230 000674 MRGIND READ INCT PASS M M := T/A/B; READ 0013 00003 007 174701 JTAB INC PNM JMP LUT CNDL; M := P CNDL; P := P 0014 00004 323 140102 JMP CNDX HOI RJS MRGIND TEST FOR HALT OR INTERRUPT 0015 00005 336 040102 JMP CNDX NSNG RJS MRGIND TEST FOR INSTRUCTION STEP 0016 0017 00006 000 075707 HORI 0018 00007 323 053242 JMP CNDX RUN RJS HALT TEST FOR HALT 0019 00010 010 0367/1 IAK LUAD CIR; ACKNOWLEDGE INTERRUPT 0020 00011 230 024677 READ ICIFF PASS M CIR M := CIR; READ TRAP CELL 0021 00012 010 033017 STFL PASS S1 0022 00013 230 000607 PEAD PASS IRC4 TAS IR := T/A/B; M := OP ADR; READ 320 000047 0023 00014 JMD FETCH+1 PAGE 0007 RTE MICRO-ASSEMBLER REV.A 760818 0025 0026 MEMORY REFERENCE GROUP 0027 0028 0029 00015 230 000507 AND READ PASS L TAB L := T/A/B: READ0030 00016 372 006147 RTN AND A A := A AND T/A/B 0031 0032 00017 230 000507 AD # READ PASS L TAB L := T/A/B; READ 0033 00020 263 002040 ENVE RTN ADD CAB A/H := A/B + T/A/BCAB 0034 0035 00021 230 000507 READ PASS L TAB L := T/A/B: READ 0036 00022 014 102747 XOR COMPARE CAB 0037 00023 360 000042 RIN CNDX ALZ. TEST IF EQUAL 0038 00024 227 174707 READ INC PNM M := P; P := P+1; READ 0039 00025 370 036747 RTN 0040 0041 00026 230 000507 IOR REAL PASS L TAB T, := T/A/B; READ 0042 00027 370 106147 RIN IUR A := A IOR T/A/B Α 0043 0044 00030 007 101007 152 INC TAB S1 := T/A/B + 10045 00031 210 040036 PASS TAB WRTE MPCK S1 T/A/B := S1; WRITE 0046 00032 320 041602 JMP CNUX ALZ *+2 RJS TEST IF ZERU 0047 00033 007 175707 INC P := P+1 0048 00034 227 174707 READ INC DNM D M := P; P := P+1; READ 0049 00035 370 036747 RTI 0050 0051 00036 230 000677 JMP,1 REAU TOFF PASS M TAB M := T/A/B; READ 0052 00037 307 112442 CNUX AL15 TEST FOR MORE INDIRECTS JSB INDIRECT 0053 00040 367 133736 PIN MPCK INC P := M+1 0054 0055 00041 230 000677 JSB.I PEAU IOFF PASS M TAB M := T/A/B; READ 0056 00042 307 112442 JSH CNDX AL15 INDIRECT TEST FOR MORE INDIRECTS 0057 00043 210 074036 ARTE MPCK PASS TAB JSB Р T/A/B := P; WRITE 0058 00044 007 133716 CLET INC P := M+1 0059 00045 227 174707 READ INC PNM Р M := P; P := P+1; READ 0060 00046 310 036747 RIV 0061 0062 00047 230 000047 LD# REAU PASS CAB TAB A/B := T/A/B; READ 0063 00050 370 036747 **41** ₩ 0064 0065 00051 230 000507 READ PASS L TAB L := 1/A/B; READ

0066 00052

374 106147

BIN

XUP A

A := A XOR T/A/B

PAGE 0009 RTE MICRO-ASSEMBLER REV.A 760818

0100		*								
0101		*	INPUT-OUTPUT GROUP							
0102		*								
0103		*								
0104 00077	320 004006	IOG	JMP	IOG			M1*	T2:	SINCHRONIZE AND JUMP	
0105		*								
0106 00100	230 002507	MI*	READ		PASS	L	CAB	т3:	L := A/B; READ	
0107 00101	010 112747				IOR		IUI	T4:		
0108 00102	370 112047		RTN		IOR	CAB	TOI	T5:	4/H := A/H 10H [/U	
0109 00103	320 040005	MACO	JMP	J74			MACTABLO			
0110		*								
0111 00104	230 012747	LI*	READ		PASS		IUI	Т3:	REAU	
0112 00105	010 012747				PASS		101	14:		
0113 00106	370 012047		PTM		PASS	CAB	IUI	T5:	A/H := 1/J	
0114 00107	320 037005	MAC1	JMP	4.7 ل			MACTABU1			
0115		*								
0116 00110	230 002747	ü T *	READ		PASS		CAB		PEAU	
0117 00111	010 002247				PASS	100	CAB		I/N := A/H	
0118 00112	370 002247		RIN		PASS	100	CAB	T5:	1/n := A/B	
0119 00113	320 012005	JTBL1000	JMP	J74			EM1000			
0120		*								
0121 00114	230 036777	CONTROL	READ						READ	
0122 00115	336 103642		JMP		SKPF		RET		TEST FOR SKIP FLAG	
0123 00116	363 003642		PTN	CNDX	RUN			T5:		
0124 00117	320 000307		JMP				HURI	Т6:	TEST FOR HALT INSTRUCTION	

PAGE 0010 RTE MICRO-ASSEMBLER REV.A 760818

0126 0127		:	EXTEND	ED A	RITHM	ETIC	GROUP	
0128		•						
0129								
0130 00120	230 036747	DLD	READ					READ
0131 00121	300 012447		J S B				INDIRECT	
0132 00122	007 133007				INC	S1	М	S1 := M+1
0133 00123	010 000147				PASS	Α	TAB	A := T/A/B
0134 00124	230 040647		READ		PASS	М	S1	M := S1; READ
0135 00125	007 174707				INC	PNM	P	M := P; P := P+1
0136 00126	230 000207		READ		PASS	В	TAB	B := T/A/B; READ
0137 00127	370 036747		RTN					
0138		*						
0139 00130	230 036747	DST	READ					READ
0140 00131	300 012447		JSB				INDIRECT	
0141 00132	210 006036		WRTE M	PCK	PASS	TAB	A	T/A/B := A; WRITE
0142 00133	007 133007				INC	S1	M	S1 := M + 1
0143 00134	010 040647				PASS	M	S1	M := S1
0144 00135	210 002036	ST*	WRTE M	PCK	PASS	TAB	CAB	T/A/B := A/B; WRITE; ENTRY FOR ST
0145 00136	227 174707		READ		INC	PNM	P	M := P; P := P+1; READ
0146 00137	370 036747		RIN					
0147		*						
0148 00140	006 036213	MPY	С	OV	ZERU	В		CLEAR B REGISTER
0149 00141	300 012447		JSH				INDIRECT	
0150 00142	257 107007		ENV		CMPS	S1	4	SAVE MULTIPLICAND IN S1; NSIGN IN
0151 00143	010 000527		k	PT	PASS	L	TAB	LOAD L WITH MULTIPLIER
0152 00144	163 010224		MPY R	1	ADD	В	В	REPEAT MULTIPLY STEP 16 TIMES
0153 00145	315 146442		JSB C	NDX	OVEL	RJS	*+4	SUBTRACT IF MULTIPLICAND NEGATIVE
0154 00146	227 174713		READ C	n v	INC	PNM	Р	M := P; P := P+1; READ
0155 00147	362 141702		RT1 C	NDX	L15	RJS		TEST FOR POSITIVE MULTIPLIER
0156 00150	237 140507		READ		CMPS	L	S1	PLACE MULTIPLICAND IN L
0157 00151	364 110207		RIN		SUB	В	н	SUBTRACT FOR MEGATIVE MULTIPLIER

PAGE 0011 RTE MICRO-ASSEMBLER REV.A 760818

0159	00152	237	110516	DTV	READ	CLEL	CMPS	L.	В	L := NDIVIDENDHI; READ
0160			012447		JSB			~	INDIRECT	
0161	00154	017	101007				CMPS	S1	TAB	S1 := NDIVISOR
0162	00155	014	141047				XOR	S2	51	CREATE EXPECTED QUOTIENT SIGN IN
0163	00156	322	107142		JMP	CNDX	L15		DIVS	TEST FOR NEGATIVE DIVIDEND
0164	00157	017	110217				CMPS	B	В	
0165	00160	017	106147				CMPS	Α	Α	MAKE
0166	00161	007	106147				INC	Α	A	DIVIDEND
0167	00162	301	010302		JSB	CINDX	COUT		PMDR+2	POSITIVE
0168 (00163	017	140507	DIVS		•	CMPS	L	S1	
0169	00164	327	147302		J.4P	CNDX	AL15	RJS	*+2	TEST FOR POSITIVE DIVISUR
0170 (00165	007	140507				INC	L	S1	I, := ABSOLUTE VALUE OF DIVISOR
0171	00166	004	110754			SOV	SUR		В	
0172	00167	327	143642		JMP	CNDX	AL15	RJS	RET	TEST FOR DIVISOR TOO SMALL
0173	00170	U70	010222		LGS	LI	PASS	В	B	PRESHIFT THE DIVIDEND
0174	00171	007	174727			148	INC	PNM	'n	M := P; P := P+1
0175	00172	124	110222		DIV	L1	SUB	В	R	REPEAT DIVIDE STEP 16 TIMES
0176	00173	010	010224			R 1	PASS	В	В	REMAINDER := b/2
0177	00174	231	107013		PEAD	COV	CMPS	S1	A	S1 := NQUOTIENT
0178	00175	320	110202		JMP	CNDX	ONES		RMDR	TEST FOR ZERO QUOTTENT
0179	00176	010	042507				PASS	L	52	
0180	00177	327	150042		JMF	CNDX	AL15	RJS	*+2	TEST FOR EXPECTED QUOTIENT SIGN
0181	00200	007	140147				INC	Α	SI	COMPLEMENT QUOTIENT
0182	00201	234	106747		READ		XOR		A	CUMPARE QUOTIENT WITH EXPECTED SI
0183	00202	327	150202		JMP	CNDX	AL15	RJS	RMDR	
0184	00203	230	036754		PEAD	SUV				
0185 (00204	374	040742	HMUR	PTR	CNDX	FLAG	RJS		TEST EXPECTED SIGN OF REMAINDER
0186	00205	231	110207		READ		CMPS	ь	В	BEGIN THUS COMPLEMENT OF REMAINDE
0187	00206	367	110207		HTN		INC	В	ß	COMPLETE TWOS COMPLEMENT

```
PAGE 0012 FTE MICRO-ASSEMBLER REV.A 760818
   0189 00207 010 036753
   0190 00210 010 036767
                           ASI.
                                         COV
   0191 00211
               U30 010222
                                         KPT
  0192 00212
                                    AKS L1
               230 036740
                                              PASS B
  0193
                                    READ RTN
                                                         4
                                                                   ARITHMELIC LEFT SHIFT
  0194 00213
               030 010224
                                                                   FEAD
  0195 00214
                           ASR
                                    ARS H1
              230 036753
  0196 00215
                                              PASS B
                                                        4
             370 036747
                                    READ COV
                                                                  ARTIHMETIC SHIFT FIGHT
  0197
                                    PTN
                                                                  PEAU
  0198 00216
             070 010222
  0199 00217
                          LSL
                                   LGS L1
              230 036740
                                              PASS B
  0200
                                   READ RTH
                                                        В
                                                                  LUGICAL LEFT SHIFT
 0201 00220
             070 010224
                                                                  PEAL
 0202 00221
                          LSR
                                   LGS k1
             230 036740
                                             PASS B
 0203
                                   READ RTN
                                                                  LUGICAL PIGHT SHIFT
 0204 00222
 0205 00223 230 036740
            050 010222
                                                                  PEAD
                          RRL
                                   CR$ 41
                                             PASS B
 0206
                                                       H
                                   PEAD RTN
                                                                 RUTATE LEFT
 0207 00224 050 010224
                                                                 PEAD
 0208 00225 230 036740
                          RRR
                                   CRS R1
                                             PASS B
                                                       В
                                  READ RTN
                                                                 PUTATE RIGHT
 0210 00226 320 013005
                                                                 READ
                         JTBL1010 JMP J74
 0211
                                                       EM1010
PAGE 0013 RTE MICRO-ASSEMBLER REV.A 760818
0213 00227 007 110207 TIMER
0214 00230 323 100302
                                           INC B
                                                      В
                                                                INCREMENT B
                                  JMP CNDX 401
                                                      HURL
0215 00231 320 051342
                                                                TEST FOR HALT OR IMLERPUPT
                                  JMP CNUX ALZ RJS +-2
                                                                1EST FOR ZERO
0216 00232 230 u36740
                                  PEAD RTN
0217
0218 00233
            323 011502 DIAG
                                  JMP CNDX RUN
                                                      TIMER+3
0219 00234
            300 030707
                                  JSB
                                                                TEST CENTRAL PROCESSOR
                                                      CPTEST
0220 00235
            300 032607
                                  JSB
                                                      RIPP1MW
                                                                TEST PHYSICAL MEMORY WITH RIPPLE
0221 00236
            325 051602
                                  JMP
                                      CNDX RUNE RUS
                                                                LUOP IF PUWER SWITH IS LOCKED
                                                      *-2
0222 00237 320 013247
                                  JMP
                                                      HALT
0223
0224
                                  EAU/MACTABLE 1 000 000 0
0225
                                  ---------
0226
0227 00240 320 011557
0228 00241 320 010347
                         EM1000
                                  JMP STFL
                                                      DIAG
                                                                00 00
                                  JMP
                                                      ASL
                                                                00 01
0229 00242
            320 010727
                                  JMP
                                       RPT
                                                       LSL
                                                                 00 10
0230 00243
             320 011347
                                  JMP
                                                       TIMER
                                                                (IU 11
0231 00244
             320 011127
                                  JMP RPT
                                                       RRU
                                                                 61 00
0232 00245
             230 036750
                         EXECUTE
                                  READ SRUN
                                                                 01 01
0233 00246
            300 012447
                                  JSB
                                                       INDIRECT
0234 00247
            320 015407
                                  JMP
                                                       INSTP+2
0235 00250
            320 006004
                                  JMP KJ30
                                                       MPY
0236
                                  UNIVERSAL INDIRECT OPERAND ROUTINE
0237
                         *
0238
            230 000674
0240 00251
                        INDIRECT READ INCI PASS M
                                                                 M := 1/A/B; REAU
0241 00252
            367 140902
                                  RTN CNDX AL15 RJS
                                                                 TEST FOR MORE INDIRECTS
0242 00253
            230 036774
                                  READ INCI
0243 00254
            323 152442
                                  JMP CNDX HOI RJS
                                                      INDIRECT TEST FOR HALT OR INTERRUPT
0244 00255
            336 052442
                                  JMP CNDX NSNG RJS
                                                      INDIRECT
                                                                 TEST FOR INSTRUCTION STEP
0245 00256
            337 100302
                                       CNDX MRG
                                                                 TEST FOR JMP, I OP JSB, I
                                  JMP
                                                       1908
                                                                 DECREMENT P
0246 00257
            000 075707
                                            DEC
0248
                                  EAU/MACTABLE 1 000 001 U
0249
0250
0251 00260
            320 000307 EM1010
                                                                 HALF OR INTERRUPT PENDING
                                                       HOR1
 0252 00261
            320 010567
                                  JMP RPT
                                                       ASR
                                                                 00 01
0253 00262 320 011027
                                  JMP RPT
                                                       LSR
                                                                 00 10
            230 036740
                                  READ RTN
                                                                 00 11
 0254 00263
            320 011227
 0255 00264
                                  JMP RPT
                                                                 01 00
```

PAGE 0014 RTE MICRO-ASSEMBLER REV.A 760818

```
0257
0258
                                    FRONT PANEL ROUTINES
0259
0260
0261 00265
            334 013342 HALT
                                    JMP CNDX FLAG
                                                         *+2
0262 00266
             000 075007
                                               DEC S1
                                                          Р
0263 00267
             010 040647
305 172502
                                               PASS M
0264 00270
                                    JSB CNDX NMLS RJS
                                                          MEMLOST
                                                                    TEST FOR COLD POWER UP
             017 135756
321 153642
0265 00271
                                         CLFL CMPS S
                                                          DES
                                                                    S := DESCRIPTOR BLOCK
0266 00272
0267 00273
0268 00274
                                    JMP
                                        CNDX ALO RJS
                                                         *+3
                                                                    TEST FOR SWITCH 1
             327 024542
                                    JMP CNDX NSFP
                                                          RPL
                                                                    TEST FOR NO FRONT PANEL
             325 064542
                                    JMP
                                         CNDX RUNE RJS
                                                          RPL
                                                                    TEST FOR LOCK POSTION OF POWER SW
0269 00275
0270 00276
             327 021742
                                    JMP
                                         CNDX NSFP
                                                          USER
                                                                    USER FRONT PANEL MODULE
             010 015747
                                               PASS S
                                                                    S := DISPLAY REGISTER
                                                          DSPL
0271 00277
            006 03/107
336 054102
                                               ZERO S3
                                                                    CLEAR DMS MAP POINTER
0272 00300
                                    JMP
                                         CNDX NSNG RJS
                                                          TIAW
                                                                    TEST FOR INSTRUCTION STEP
0273 00301 343 156347
                                    IMM
                                               LOW DSPI 367B
                                                                    PLACE T-POINTER IN DISPLAY INDICA
0274
            300 023707
300 022004
0275 00302
                                                          DSPICODE BINARY ENCODE OF DISPLAY INDICATO
                          #AlT
                                    JSB
0276 00303
                                    JSB
                                         RJ30
                                                          UPDATES
                                                                    UPDATE DISPLAY REGISTER
0277 00304
             330 154202
                                    JMP
                                         CNUX NSTB RJS
                                                                    WAIT FOR BUTTON TO BE RELEASED
0278 00305
             006 036774
                                         INCI ZERO
0279 00306
            001 136741
323 015242
                                         JTAR DBLS
                                                                    INITIALIZE SAVE STACK
0280 00307
                                    JMP
                                         CNDX RUN
                                                          RUN
0281 00310
            330 114342
                                    JMP
                                         CNDX NSTB
                                                          *-1
                                                                    WAIT FOR BUTTON TO BE PRESSED
0282
0283 00311
             300 014547
                          JSBSCAN
                                    JSB
                                                          SCAN
                                                                    GO TO SCAN SUBROUTINE
0284 00312 320 014107
                                    JMP
                                                          TIAW
```

PAGE 0015 RTE MICRO-ASSEMBLER REV.A 760818

0286	00313	007	133047	SCAN			INC	S2	M	S2 := M+1
	00314		156102	oc	JMP	CNDX		RJS	LEFT	LEFT
	00315		056602		JMP	CNUX		RJS	RIGHT	RIGHT
	00316		057442		JMP		NINC		INCM	INC M
	00317		157342		JMP		NDEC		DECM	DEC M
	00320		064642		JMP		NLDR		LOADER	IBL/TEST
	00320	_	057642		JMP		NSTR		STORE	STORE
	00321		155702		JMP		NMDE		MODE	MODE
	00322		055302		JMP	-	NSNG		INSTP	INSTRUCTION STEP
		-	054202			-	RUN		WAIT+2	PRESET
	00324	3 / 3	034202		OMP	CNDX	RUN	KUB	TALLTZ	LKESE I
0296					•			0.007	3.370	BIAGE & BOTHTON THEN STORING INDI
	00325		070356	RUN					337B	PLACE S-POINTER INTO DISPLAY INDI
	00326		015702	INSTP			FLAG		MODE	TEST FOR INVERSE VIDEO
0299	00327	227	174710		READ	SRUN	INC	PNM	P	M := P; P := P+1; READ
0300	00330	010	076307				PASS	DSPL	S	PLACE S IN DISPLAY REGISTER
0301	00331	010	001007				PASS	S1	TAB	S1 := T/A/B
0302	00332	230	040633		READ	FTCH	PASS	IRCM	S1	IR := S1; M := OPERAND ADDRESS; R
0303	00333	336	000042		JMP	CNDX	NSNG		FETCH+1	TEST FOR NOT SINGLE INSTRUCTION
0304	00334	010	040775			SHLT	PASS		S1	
0305	00335	320	000047		JMP				FETCH+1	COMPLETE FETCH
0306			• • •	*						
	00336	017	117007	MUDF			CMPS	S1	DSP1	S1 := COMPLEMENTED INDICATOR BITS
	00337		016042		JMP	CNDX	FLAG		*+2	
	00340		040357		RTN	-			S1	REVERSE INDICATOR BITS; COMPLEMEN
	00341		040356		RTN			DSPI		REVERSE INDICATOR BITS; COMPLEMEN
0310	00341	3/0	040136		LYM	CULL	FMOO	DOPI	31	RETERBS INDICATOR BIIS, COMPDEMEN

VAII

PAGE 0017 RTE MICRO-ASSEMBLER REV.A 760818

JMP

320 014107

0345 00377

0346

0348					ALGN					
0349	00400	370	015747	STORES	RTN		PASS	S	DSPL	S := DISPLAY REGISTER
0350	00401	370	015707	STOREP	RTN		PASS	P	DSPL	P := DISPLAY REGISTER
0351	00402	320	021607		JMP				STORET	
0352	00403	370	014647	STOREM	RTN		PASS	M	DSPL	M := DISPLAY REGISTER
0353	00404	370	014207	STOREB	RTN		PASS	В	DSPL	R := DISPLAY REGISTER
0354	00405	370	014147	STOREA	RTN		PASS	A	DSPL	A := DISPLAY REGISTER
0355	00406	320	021007	STUREST	JMP				STCPUS	
0356	00407	320	020607	STOREF	JMP				STFENCE	
0357	00410	370	014452	STOREMM	RTN	MESP	PASS	MEU	DSPL	DMS MAP DATA := DISPLAY REGISTER
0358	00411	370	015107	STOREMN	RT'N		PASS	S 3	DSPL	DMS MAP NUMBER := DISPLAY REGISTS
0359	00412	370	015647	STOREY	RTN		PASS	Y	DSPL	Y := DISPLAY REGISTER
0360	00413	370	015607	STUREX	RTN		PASS	X	DSPL	X := DISPLAY REGISTER
0361	00414	344	016507	STFENCE	IMM		HIGH	L	007B	L := 003777
0362	00415	012	015007				AND	S 1	DSPL	MASK DISPLAY REGISTER
0363	00416	010	022447				PASS	MEU	MEU	
	00417	370	040447		RIN		PASS		S1	STORE INTO DMS FENCE
	00420		033153	STCPUS		COV	PASS		M	SAVE M
	00421		015022			L1	PASS		DSPL	
	00422		161202		JMP		AL15	RJS	*+2	TEST FOR DISPLAY 14
	00423		036754			SOV				
	00424	_	000607		IMM			IRCM		SET UP ELB INSTRUCTION
	00425		041021			SRG1	PASS		Si	STORE DISPLAY 14 INTO EXTEND
	00426		177047		IMM		CMLO	S2	277B	S2 := STF 0 INSTRUCTION
	00427		040747				PASS		S1	
	00430		121502		JMP	CNDX	AL15		*+2	TEST FOR INTERRUPT SYSTEM
	00431		173047		IMM		CMHI		375B	S2 := CLF 0 INSTRUCTION
	00432		042606			IOG	PASS		S 2	
	00433		046647		RIN		PASS		S 4	RESTORF M
	00434		014007	STORET	WRTE		PASS		DSPL	T := DISPLAY REGISTER
	00435		042647				PASS	М	52	INCREMENT M
	00436	320	014207		JMP				WAIT+2	DU NOT UPDATE DISPLAY
0380				*						
0381	00437	326	140007	USER	JMP				33000B	JUMP 10 USER FRONT PAREL ROUTINE

```
PAGE 0018 RTE MICRO-ASSEMBLER REV.A 760818
                                               PASS DSPL S
                                                                    DISPLAY REGISTER := S
0383 00440
             370 076307
                          UPDATES
                                    RIN
                                                                    DISPLAY REGISTER := P
                                    RIN
                          UPDATER
                                               PASS DSPL P
0384 00441
             370 074307
                                    RIN
                                                                    DISPLAY PEGISTER := T
0385 00442
             370 000307
                          UPDATEL
                                               PASS DSPL TAB
                                                                    DISPLAY REGISTER := M
0386 00443
             370 032307
                          UPDATEM
                                    PIN
                                               PASS DSPL M
 0387 00444
             370 010307
                          UPDATEB
                                               PASS DSPL B
                                                                    DISPLAY REGISTER := B
                                    RIN
 0388 00445
             370 006307
                          UPDATEA
                                    RIN
                                               PASS DSPL A
                                                                    DISPLAY REGISTER := A
             320 022707
                                                         JPDCPUS
                          JPDATEST JMP
 0389 00446
 0390 00447
                          UPDATER
                                    JMP
                                                         UPDEENCE
              320 022607
                          UPDATEMM KIN
                                         MESP PASS DSPL MEIL
                                                                    DISPLAY REGISTER := DMS MAP DATA
              370 022312
 0391 00450
                                                                    DISPLAY REGISTER := DMS MAP NUMBE
 0392 00451
              370 U44307
                          JPDATEMN RIN
                                               PASS DSPL 83
                                                                    DISPLAY REGISTER := Y
              370 072307
 0393 00452
                          UPDATEX
                                    RIM
                                               PASS OSPL
                                                         Υ
                                                                    DISPLAY REGISTER := X
 0394 00453
              370 070307
                          UPDATEX
                                    PIN
                                               PASS DSPL
                                                         MEII
 0395 00454
             010 022447
                          UPDFENCE
                                               PASS MEU
 0396 00455
              370 022307
                                    RIN
                                               PASS DSPL
                                                         MEU
                                                                    DISPLAY REGISTER := DMS STATUS/FE
 0397 00456
              355 170507
                          UPDCPUS
                                    I\,\mathsf{M}\,\mathsf{M}
                                               CMHI L
                                                         177B
                                                                    L := 100000
 0398 00457
             010 033047
                                               PASS S2
                                                         M
                                                                    SAVE M
 0399 00460
              350 177007
                                                                    S1 := 000300 SFS 0
                                    IMM
                                               CMLO S1
                                                         077B
                                         10G
 0400 00461
              010 040606
                                               PASS IRCM
                                                         S1
                                                                    IR := SFS 0
 0401 00462
             006 037007
                                               ZERO S1
                                                                    INITIALIZE CPU STATUS WORD
 0402 00463
              336 163242
                                    JMP
                                         CNDX SKPF RJS
                                                                    TEST FOR INTERRUPT SYSTEM ON
                                                         *+2
 0403 00464
              003 041024
                                         R1
                                               ADD
                                                    S1
                                                         51
                                                                    51 := 040000
 0404 00465
              334 163342
                                    JMP
                                         CNDX
                                              E
                                                         *+2
                                                                    TEST FOR EXTEND SET
                                                    RJS
                                               ADD
 0405 00466
              003 041007
                                                    S1
                                                         51
 0406 00467
              010 041024
                                          ₩1
                                               PASS S1
                                                         S1
 0407 00470
              335 163502
                                    JMP
                                         CNDX OVFL RJS
                                                         *+2
                                                                    TEST FOR OVERFLOW SET
 0408 00471
              003 041007
                                               ADD S1
                                                         S1
 0409 00472
              010 024507
                                               PASS L
                                                         CIR
                                                                    L := CIR
 0410 00473
             010 141007
                                               IOR S1
                                                         51
                                                                    MERGE IN CIR
 0411 00474
             010 042647
                                               PASS M
                                                         52
                                                                    RESTORE M
 0412 00475
              370 040307
                                    RTN
                                               PASS DSPL S1
                                                                    DISPLAY := E,O,I, AND CIR
 0413
 0414 00476
              343 164547
                          DSPICODE IMM
                                               LOW CNTR 3728
                                                                    CNTR := 000372
 0415 00477
              017 117023
                                                                    S1 := NDSPI SHIFTED LEFT FOUR
                                         1.4
                                               CMPS S1
                                                         DSPI
 0416 00500
              334 064202
                                    JMP
                                         CNDX FLAG RJS
                                                                    TEST FOR NO REVERSE DISPLAY MODE
                                                          *+4
 0417 00501
              340 000547
                                    IMM
                                               LOW CNTR 000B
                                                                    CNTR := 000
 0418 00502
              344 000507
                                    IMM
                                               HIGH L
                                                         000B
                                                                    L := 000377
 0419 00503
              013 017023
                                         L4
                                               XNOR S1
                                                         DSPI
 0420 00504
              001 141026
                                         ICNT DBLS S1
                                                         S 1
                                                                    LEFT SHIFT S1; INCREMENT COUNTER
 0421 00505
              327 164202
                                    JMP
                                                          *-1
                                                                    TEST FOR INDICATOR BIT
                                         CNDX AL15 RJS
 0422 00506
              352 000507
                                               CMLO L
                                                         200B
                                    IMM
                                                                    I. := 177
 0423 00507
              012 045107
                                               AND S3
                                                         S3
                                                                    MASK DMS MAP POINTER
             357 076507
 0424 00510
                                                          337B
                                    TMM
                                               CMHT L
                                                                    L := 020000
 0425 00511
              010 145007
                                               IOR
                                                                    MERGE DMS CONTROL BIT
                                                          S3
                                                    S1
 0426 00512
              230 040440
                                                                    LOAD DMS MAP ADDRESS REGISTER
                                    READ RTN
                                               PASS MEU
                                                         S1
 0427
 0428 00513
              300 024647
                          RPL
                                                          LOADER
                                    JSB
                                                                    GO TO LOADER SUBROUTINE
 0429 00514
             320 015247
                                    JMP
                                                          RUN
                                                                    REMOTE PRUGRAM LOAD
PAGE 0019 RTE MICPU-ASSEMBLER REV.A 760818
0431
0432
                                   INITIAL BINARY LOADER
0433
0434
0435 00515
             345 177014
                         LOADER
                                   IMM
                                        SOV
                                              HIGH S1
                                                        177B
                                                                   51 := 077777
0436 00516
                                                                   IR := S TO SET UP LOADER SELECTIO
             010 076607
                                              PASS 1RCM
                                                        S
                                                                   L := 177700
0437 00517
             343 000507
                          MEMS1ZE
                                   IMM
                                              LUW
                                                         300B
                                                   L
0438 00520
             012 040707
                                              AND
                                                                      := S1: P := S1 AND L
                                                         S1
0439 00521
             367 101002
                                   PTN
                                                                   TEST FOR NO READ/WRITE CAPABILITY
                                        CNDX AL15
0440 00522
             210 074007
                                   WRTE
                                              PASS TAB
                                                                   WRITE JNTO MEMORY
0441 00523
             357 136507
                                   LMM
                                              CMH1 L
                                                         357B
                                                                      := 010000
0442 00524
             224 141007
                                   PEAU
                                              SUB
                                                  S1
                                                         81
                                                                   READ BACK FROM MEMORY
0443 00525
             010 074507
                                              PASS L
                                                                   L := WRITTEN DATA
0444 00526
             014 100747
                                                                   COMPARE
                                              XUP
                                                         TAB
0445 00527
             320 064742
                                   JMP
                                        CNDX ALZ
                                                   RJS
                                                         MEMSIZE
                                                                   TEST FOR PRESENT MEMORY
0446 00530
             010 075007
                                              PASS ST
                                                                   51 := P
0447
0448 00531
             350 0070b3
                         SELCODE
                                   144
                                              CMLU S2
                                                         003B
                                                                   S2 := 007700
0449 00532
             010 042507
                                              PASS L
                                                         S2
0450 00533
             340 014547
                                   I MM
                                                   CNTR
                                              LOw
                                                        006B
                                                                   COUNTER := 6
0451 00534
             012 077067
                                        RPT
                                              AND
                                                   S 2
                                                         s
                                                                   MASK SELECT CODE
0452 00535
             010 043064
                                                                   SHIFT SELECT CODE SIX PLACES RIGH
                                              PASS S2
                                        R1
                                                         S 2
0453 00536
             353 156507
                                   IM *
                                              CMLO L
                                                         367B
                                                                   L := 000010
0454 00537
             004 143047
                                              SUR
                                                   S 2
                                                         S2
                                                                   S2 := SELECT CODE -10
0455 00540
             367 101042
                                   PIN CNDX AL15
                                                                   TEST FOR SELECT CODE LESS THAN 10
0456
             010 040647
0457 00541
                         LOUP
                                              PASS M
0458 00542
            010 031023
                                              PASS S1
                                                        LDR
0459 00543
            010 040526
                                        ICNT PASS L
                                                         51
                                                                   THE FIRST PART OF THIS LOOP
0460 00544
            012 031023
                                        L4
                                             AND SI
                                                        LDR
                                                                   ROUTINE PACKS EACH FOUR BIT
0461 00545
            010 040526
                                        ICNT PASS L
                                                        S1
                                                                   SEGMENT FROM THE SPECIFIED
0462 00546
            012 031023
                                        L4
                                              AND S1
                                                        LDR
                                                                   LUADER ROM INTO A 16-BIT WORD
0463 00547
            010 040526
                                        ICNT PASS L
                                                        S1
```

COV

NAND S1

LDR

0464 00550

015 131013

0466 00551 354 026526 0467 00552 012 041107 0468 00553 345 166507 0469 00554 013 044747	IMM ICNT CMHI L 013b AND S3 S1 IMM HIGH L 173b	L := 17∠000
0471 00556 350 077122 0473 00560 012 040747 0474 00561 320 027342	JMP CNDX ALZ RJS STWORD IMM L1 CMIO S3 0376 PASS L S3 AND	I := 0757/7 TEST FOR 1/U INSTRUCTION S3 := 000700
0476 00563 012 040747 0477 00564 320 027342 0478 00565 010 042507 0479 00566 003 041007	IMM CMLO L 307B AND S1 JMP CNDX ALZ STWORD PASS L S2	TEST FOR HALT INSTRUCTION L := 000070 TEST FOR SELECT CUDE LESS THAN 10
0482 00571 326 166042 0483 00572 017 175007	INC S1 M JMP CNDX CNT8 RJS LOOP	WRITE WORD INTO MEMORY
0485 00574 210 040007 0486 00575 000 033007 0487 00576 230 040647 0488 00577 010 042507	CMPS S1 P INC S1 S1 WRTE PASS TAB S1 DEC S1 M PASS M S1	TEST FOR LOADER CUMPLETION THOS COMPLEMENT LAST AVAILABLE WORD OF PROGRAM MEMORY AND STORE INTO LAST LUADER ADDRESS
0489 00600 003 001007 0490 00601 210 040007 0491 00602 300 030707	PASS L S2 ADD S1 TAB WRTE PASS TAB S1 JSB CPTLST	PATCH SELECT CODE INTO PORT CONTROLLER WORD 1 STURE PUPI CONTROLLER WORD 1 PERFORM QUICK PROCESSOR TEST

PAGE 0021 RTE MICRO-ASSEMBLER REV.A 760818

1493				*							
0494 0495				*	FIRM	ARE I	DIAGNO	OSTIC	S		
1496				:					-		
	00603	220	033007	TEST32K	READ		D.C.6				
	00604		000642	160132K		CNOV	DEC	SI	М	S1 := M - 1; RE	AD MEMURY WORD
	00605		101047		LIN	CNDX				CHECK FOR TEST (COMPLETION
	00606		042007		HOME		CMPS		TAB	S2 := COMPLEMENT	TED DATA
	00607		042507		WRTE		PASS		S2	T/A/B := COMPLE	MENTED DATA; WRITE
	00610		143047		READ		PASS		S2	L := COMPLEMENTE	
	00611		100747				CMPS	52	S2	S2 := ORIGINAL D	DATA
	00612				*		XOR		TAB	CUMPARE.	
			076542		JMP	CHDX	ALZ		FAILURE	TEST FOR MEMORY	
	00613		042007		WRTE		PASS		S2	T/A/R := URIGINA	AL DATA: RESTORE
	00614		040647				PASS	М	S1		
	00615	320	030147		JMP				TEST32K		
508				*							
			053022	CPTEST	IMM	L1	LOW		325B	S1 := 177652	
			124507		IMM		HIGH		25 2B	L := 125377	
	00620		041016		***	CPLF	AND	51	SI	S1 := 125252	
	00621		031147		JSB				REGTEST	54 060505	
	00622	010	043017			STFL	PASS	51	S2	S1 := 052525	
514	00623	017	141054	* 0507550		cov	CMDC	6.3	C 1	6361	ente pouttie to
	00623	_	141054	REGTESI		SOV			S1	S2 := NS1	THIS ROUTINE LO
	00624		043107		T 4E	r •	PASS		S2	S3 := S2	THE SCRATCH REG
	00625		045162		L₩F	L1	PASS		S 3	S4 := NS3	OWITH ONE OF TWO
	00626		047224		LWF	R1 L4	PASS		S4 S5	S5 := NS4 S6 := NS5	COMPLEMENTARY D
	00627		151263		LWF	L1	CMPS CMPS		55 56	S7 := S6	PAITERNS. REGI
	00630 00631		153322 055364		L#F		PASS		S7	S8 := NS7	IN ADDRESS ARE
	00632		057423		1744	L4	PASS		58 58	59 := 58	WITH UNLIKE PAT
	00633		161447			L4	CMPS		59	S10 := NS9	THE ROTATE/SHIP
	00634		063507				PASS		510	S11 := S10	FLAG LUGIC IS C
_	00635	_	050507				PASS		S 5	I := OTHER TEST	
_	00636		156756			CLFL	-	2	S8	XUR SAME PAITER	
	00637		076642		JMP		ALZ	RJS		TEST FOR NOW-ZE	
	00640		060747		٠	CIIDA	XNOR		59	XNOR SAME PATTE	
	00641		176642		JMP	CNDX	ONES	RJS		TEST FOR NON-UN	
	00642		154747		0		XOR		s7	YOR DIFFERENT P	
	00643		176642		JMP	CNDX	ONES	RJS	-	TEST FOR NON-U'	
	00644	_	062747			•	XNOR		S10	XNOR DIFFERENT	
	00645		076642		JMP	CNDX	ALZ	KJS	_	TEST FOR NO -ZE	
	00646		064747			2 ·- 2 / K	ADD		511	ADD UNLIKE PATT	
	00647		036642		JMP	CNDX	COUT		FAILURE+2	TEST FOR CAPPY	
	00650		110602		JMP		ONES		ASR+1	TEST FOR ADN-UN	ES
	00651		036647		JMP				FAILURE+2		

PAGE 0022 RTE MICRU-ASSEMBLER REV.A 760818

	00652	300	030707	MEMLOSI	JSB				CPTESI	TEST CENTRAL PROCESSOR
0540	00653	000	U3/771			IAK	ZERU	S		CLEAR S; HALT CUMPUTER
0541				•						
0542	00654	000	037253	RIPP1 Www		COV	ZERO	\$6		CLEAR So
0543	00655	010	077207				PASS	\$5	S	SAVE S
	00656	010	052307				PASS	DSPt	56	CLEAR DISPLAY REGISTER
	00657	010	U753U7				PASS	S 7	P	SAVE P
0546	00660	340	100547	UMSLUAD	IMM		$T_{r}UW$	CNTR	040B	COUNTER := 40
	00661	357	077047		IMM		CMHI	S2	337ь	S2 := 020000
	00662		004447		TMM		H1GH	mΕU	1028	FNABLE SYSTEM MAP
	00663		042447				PASS	MEU	S2	CLEAP DMS ADDRESS REGISTER
	00664	010	052452			MESP	PASS	MEU	\$6	T.OAD MAP
	00665		153265			DCNT	INC	S6	56	INCREMENT MAP ADDRESS
	00666		173202		JMP	CNDX	CNTU	RJS	*- 2	TEST FOR ALL MAPS LOADED
	00667		031747				ZEPO	S		PASS LOADER AN INVALID SELECT COD
	00670		024647		JSA				LUADER	DETERMINE HUM MUCH MEMORY AVAILAB
	00671		033107				PASS	S3	М	S3 := TUP OF ENABLED MEMORY
	00672		134402		JMP	CNDX	1.15		TESTOMS	TEST FOR PRESENT MEMORY
	00673		177047		IMM		LOW	S2	377B	BACKGROUND PATTERN := 177777
	00674		176147		TMM		CMLO	Α	377B	TEST PATTERN := 000000
	00675		035147		JSB				BIPB35 k	
	00676		177047		144		CMLU	S 2	377B	PACKGROUND PATTERN := 000000
	00677		176147		IMM		LUW	Α	377B	TEST PATTERN := 177777
	00700		035147		JSB				RIPP32K	
	00701		175047		IWA		CMLO	S2	376в	BACKGROUND PATTERN := 000001
	00702		035147		JSB				R1PP32K	
	00703		171047		144		CMLO		374B	BACKGROUND PATTERN := 000003
	00704		174147		TMM		LOW	A	376B	TEST PATTERN := 177776
	00705		035147		JSH				R1PP32K	
	00706 00707		051047				PASS	S2	85	BACKGROUND PATTERN := S5
	00707		U35147	F. C.	JS¤				RIPF32K	
	00711		U22447 U22747	TESTOMS			PASS	MEU	MEU	
	00711		135002				PASS		WEO	ENABLE MEM STATUS REGISTER
	00713		115747		JWb	CNDX			*+6	TEST IF DMS IS PRESENT
	00714		076507		•		INC		DSPL	S := DISPLAY REGISTER
	00715		176307		IΜM		CWTO		337B	L := 40
	00716		073002		THE	CNI) "		DSPL		DISPLAY REGISTER := S
	00717		UN0447		JMP	CMDX	ALZ		DMSLOAD	TEST FOR ALL MEMORY TESTED
	00717		051747		IMM		HIGH		100B	DISABLE DMS MAPS
	00721		050307				PASS		S5	RESTORE S
	00722		055707		RTN		DEC	DSPL		NOTES TO SECURE
		J ., 0	0,3,07		K I A		HEC	Ρ	S7	RESTORE P AND EXIT

PAGE 0023 RTE MICRO-ASSEMBLER REV.A 760818

0583 0584 0586 0586 0587 0588 0599 0591 0592 0593 0594 0595 0597 0598 0599 0601 0602 0603 0604 0605	00723 00724 00725 00726 00727 00730 00731 00733 00735 00736 00737 00740 00741 00742 00743 00745 00745 00745	210 000 327 352 010 6 210 6 000 6 327 1 010 6 020 6 327 1 014 1 320 0	042007 U747U1 175202 177147 U46715 006607 U757U7 006515 1076602 U44515 042007 174647 U757U	RIPP32K RIPLOOP	WRTE JMP WRTE JMP WRTE JMP JMP READ READ	CNDX PRST CNDX PRST CNDX CNDX	PASS DEC ALLID PASS CMLO ADD PASS XUR ALZ PASS SUB COUT DEC ALLIS PASS DEC ALLIS SUB COUT	PNM RJS S4 PNM L P L RJS L TAB M RJS S4 PNM RJS S4 PNM RJS S4 PNM RJS S4 PNM RJS S4 RJS S4 RJS RJS RJS RJS RJS RJS RJS RJS RJS RJS	\$3 \$2 P *-2 277B \$4 A 276B P A TAB FAILURE+1 \$3 \$2 P RIPLOOP \$4 RIPLOOP=1 \$2 \$3 P	L := TOP OF ENABLED MEMURY T/A/B := BACKGRUUND PATTERN REST TEST FOR NON-EXISTENT MEMORY TEST FOR RIPPLE PASS COMPLETE DECREMENT 32K COUNTER
0607 0608 0609 0610	00753 00754 00755 00756 00757	010 0 343 1 340 0	042147 000213 76335 000347 014207	* FAILURE		COV SHLT	PASS PASS	A B DSPL	S2 TAB 377b 000B	A := EXPECTED DATA B := ACTUAL DATA SET ALL DISPLAY REGISTER BITS SET ALL DISPLAY INDICATOR BITS SUSPEND TEST

		TOUR REV.	4 /60818		
0614					
0615		. 08	₹G	_	
0616		*		760B	
0617		* PR	IMARY MA	D0.*	
0618		*		PPING TABLE	
0619 00760	324 4640	*			
0620 00761	324	MACTABL1 JM	D		
0621 00762				23420B	200-
0622 00763				23420B	2000 ACCESS SISTEM
0623 00764	324 160004			27000B	2000 ACCESS SYSTEM
0624 00765	325 160004	JME		23400B	
0625 00766	326 000004	JMF		27400B	2000 ACCESS SYSTEM
0626 00767	326 020004	JMP		27400B	0101FM
0627 00767	326 040004	JMP		30000P	
0627 00770	327 000004	JMP		30400B	
0628 00771	327 020004	JMP	RJ30	31000B	
0629 00772	327 040004	JMP	RJ30	34000в	
0630 00773	327 060004	JMP	RJ30	34400B	
0631 00774	324 000004	JMP	RJ30	35000B	
0632 00775	104			35400H	
-4 00113	324 001004	JMP	RIRO	•• (O)	
0633 00776	ANTONA	,,	RJ30	•	
UA () AA99,		1:14	• .	20000в	
4033 00116	320 041004	JMP	KJ30	200008	DYNAMIC
0634 00777	320 041004	JMP	RJ30	20020B	DYNAMIC MAPPING SYSTEM
0635	320 042004	JMP		EIG	
0636 01000		* OMP	RJ30	E1G+20B	TATERDED INSTRUCTOR
0637 0400	320 061557	MACTABLO JMP		3237206	EXTENDED INSTRUCTION GROUP
0637 01001	320 061547		STFL	FAD	
0638 01002	320 065107	JMP		FSR	FLOATING POINT ADD
0639 01003	320 067047	JMP			LUAIING POINT CHUMBER
0640 01004	320 060257	JMP		FMP	FLOATING POINT MULTIPLY
VOTI 01005	320 060007	JMP	STFL	FDV	FLUATING POINT DIVIDE
0642 01006	327 100004	JMP		FIX	FLOATING POLYT TO THE
0643 01007	327 140004	JMP	RJ30	FLT	FLOATING POINT TO INTEGER
0644 01010	324 040004	JMP	RJ30	36000B	INTEGER TO FLUATING POINT
	324 040004	JMP	RJ30	37000H	
OFAC ALALA	324 060004			210008	FACT
0646 01012	324 100004	JWb	RJ30	21400B	FAST FORTRAN
A C 4.9	100004	JMP	RJ30		FAST FORTHAN
0647 01013	324 120004	JMP		22000B	HP RESERVED
0648 01014	324 140004		RJ30	22400H	PP RESERVED
		JMP	RJ30	230008	HP RESERVED
0649 01015	325 000004	JMP	RJ30	240008	HP RESERVED
0650 01016	325 100004	JMP	RJ30	26000В	HP RESERVED
0651 01017	325 120004	JMP	RJ 30	26400В	HP RESERVED
				20.000	THE REPORTED

PAGE 0025 RTE MICRO-ASSEMBLER REV.A 760818

0653				*					
0654				*	EXTENDED	INSTR	UCTIO	N GROUP	
0655				*					
0656				*					
0657	01020	320	043007	EIG	JMP			S*X	SAX/SBX
0658	01021	370	003607		RTN	PASS	Х	CAB	CAX/CBX
0659	01022	320	043307		JMP			Ľ ¥ X	LAX/LBX
0660	01023	320	043647		JMP			STX	STX
0661	01024	370	070047		RIN	PASS	CAB	X	CYANCRX
0662	01025	320	044007		JMP			LUX	LUX
0663	01026	320	044147		JMP			ADX	ADX
0664	01027	320	044347		JMP			X * X	XAX/X6X
0665	01030	320	045007		JMP			S*Y	SAY/SbY
0666	01031	370	003647		RTN	PASS	Y	CAB	CAY/CbY
0667	01032	320	045307		JMP			Γ≠Υ	LAYZEBY
0668	01033	320	U45647		JMP			STY	STY
0669	01034	370	072047		RTN	PASS	CAB	Υ	CAAACAn
0679	01035	320	046007		JMP			LUY	FnX
0671	01036	320	046147		JMP			ADY	ADY
	01037	320			JMP			* * Y	XAY/XbY
0673	01040	320	044507		JMP			15X	TSX
	01041	320	044647		JMP			DSX	DSX
0675		320			JMP			JLY	, ፣ ይየ
0676	01043	320	054107		JMP			LeT	LBT
0677	01044		054407		JMP			SBT	SBT
0678			051507		JMP			MBT	Υ¤Υ
067 9	01046	320	052147		JMP			CRL	CBL
0680	01047	320	053107		JMP			SFR	SFH
0681	01050	320	046507		JMP			ISY	1 S Y
0682	01051	320			JMP			DSY	DSY
0683	01052		047207		JMP			JPY	JPY
0684	01053		056707		JMP			BITS	SBS
	01054	320			JMP			BITS	CBS
0686	01055		056707		JMP			RITS	TBS
0687	01056		047447		JMP			CMA	CMW
0688	01057	320	050747		JMP			w A.M	MVW

PAGE 0026 RTE MICPU-ASSEMBLER REV.A 760818

0690				*						
0691				*	INDE)	(REG)	STER	GROU	P	
0692				*					-	
0693										
0694	01060	300	012447	S*X	JSB				INDIRECT	
0695	01061	010	070507				PASS	L	X	L := X
0696	01062	003	J33U07				ADD	S1	М	
0697	01063	010	040647				PASS	M	51	M := X + I/A/B
0698	01064	210	002036		WRTE	MPCK	PASS	TAB	CAB	T/A/B := A/B; WRITE
0699	01065	320	043547		JMP				S1 CAB RETURN	· · · · · · · · · · · · · · · · · · ·
0700				*						
0701	01066	300	012447	L*X	JSB				INDIRECT	
0702	01067	010	070507				PASS	L	X	L := X
0703	01070	603	033007				ADD		м	
0704	01071	230	040647		READ		PASS		S1	M := X + T/A/B; READ
0705	01072	010	000047				PASS			A/B := T/A/B
0706	01073	227	174707	RETURN	PEAD		INC	PNM	P	M := P; P := P+1; READ
0707	01074	370	036747		RIN					
0708				4						
0709	01075	300	012447	STX	JSH				INDIRECT	
	01076	210	070036		WRTE	MPCK	PASS	TAB	X	T/A/B := X; WRITE
	01077	320	043547		JMP				RETURN	7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7
0712										
	01100	300	012447	LDX	JSB				INDIRECT	
	01101	010	001607				PASS	X	TAB	X := T/A/B
	01102	227	174700		READ	RTN	INC	PNM	P	M := P; P := P+1; READ
0716				4						
	01103	300	012447	A DX	JSB				INDIRECT	
	01104		070507				PASS	L	X	L := X
	01105		001607		ENVE		ADD	Х	TAB	X := X + T/A/B
	01106	227	174700		READ	RIN	INC	PNM	Р	M := P; P := P+1; READ
0721				*						
	01107		00250 7	X * λ	READ		PASS	Ĺ	CAB	L := A/B
	01110		U70047				PASS	CAB	X	A/B := X
	01111	372	137607		RTN		PASL	Х		X := L
0725										
	01112		171607	ISX	READ		INC	X	X	INCREMENT X; READ
	01113		041602		RTN	CNDX	ALZ	RJS		TEST FOR ZERO
	01114	227	174700		READ	RTN	INC	PNM	P	M := P; P := P+1; READ
0729			_							
	01115		071607	DSX	READ		DEC	Х	X	DECREMENT X; READ
	01116		041602			CNDX	ALZ	RJS		TEST FOR ZERO
0732	01117	227	174700		READ	RTN	INC	PNM	P	M := P; P := P+1; READ

PAGE 0027 RTE MICRO-ASSEMBLER REV.A 760818

```
300 012447
0735 01120
                         S*Y
                                   JSB
                                                        INDIRECT
                                                                   L := Y
0736 01121
            010 072507
                                              PASS L
0737 01122
            003 033007
                                              ADD S1
                                                                   M := Y + T/A/B
T/A/B := A/B; WRITE
                                              PASS M
0738 01123
            010 040647
                                                        SI
                                   WRTE MPCK PASS TAB
0739 01124
            210 002036
                                                        CAB
                                                        RETURN
0740 01125
            320 043547
                                   JMP
0741
0742 01126
             300 012447
                         L*Y
                                   JSB
                                                        INDIRECT
             010 072507
                                              PASS L
                                                                   L := Y
0743 01127
0744 01130
             003 033007
                                              ADD S1
                                              PASS M
                                                                   M := Y + T/A/B; READ
A/B := T/A/B
0745 01131
             230 040647
                                   READ
                                                        S1
0746 01132
            010 000047
227 174707
                                              PASS CAB
                                                        TAB
0747 01133
                                   READ
                                              INC PNM
                                                                   M := P; P := P+1; READ
0748 01134
             370 036747
                                   RTN
0749
0750 01135
             300 012447
                          STY
                                   JSB
                                                         INDIRECT
             210 072036
                                   WRTE MPCK PASS TAB
                                                                   T/A/B := Y; WRITE
0751 01136
0752 01137
             320 043547
                                   JMP
                                                         RETURN
0753
             300 012447
                                                         INDIRECT
0754 01140
                          LDY
                                   JSB
0755 01141
             010 001647
                                              PASS Y
                                                                   Y := T/A/B
                                                         TAB
0756 01142
             227 174700
                                   READ RTN
                                              INC PNM
                                                        Ρ
                                                                   M := P; P := P+1; READ
0757
0758 01143
             300 012447
                          ADY
                                   JSB
                                                         INDIRECT
0759 01144
             010 072507
                                              PASS L
                                                                   L := Y
                                              ADD Y
INC PNM
                                                                   Y := Y + T/A/B
0760 01145
             263 001647
                                   ENVE
                                                         TAB
0761 01146
             227 174700
                                   READ RTN
                                                                   M := P; P := P+1; READ
0762
0763 01147
             230 002507 X*Y
                                   READ
                                              PASS L
                                                        CAB
                                                                   L := A/B
0764 01150
             010 072047
                                              PASS CAB
                                                        Y
                                                                   A/B := Y
0765 01151
             372 137647
                                   RTN
                                              PASL Y
                                                                   Y := L
0766
0767 01152
             227 173647
                          ISY
                                   READ
                                              INC
                                                                   INCREMENT Y; READ
                                                  Υ
                                                         Y
                                   RTN CNDX ALZ
                                                                   TEST FOR ZERO
                                                   RJS
0768 01153
             360 041642
0769 01154
             227 174700
                                   READ RTN INC
                                                                   M := P; P := P+1; READ
                                                   PNM
0770
             220 073647
0771 01155
                          DSY
                                   READ
                                              DEC
                                                                   DECREMENT Y: READ
                                                         Y
             360 041642
                                   RTN CNDX ALZ
                                                   RJS
                                                                   TEST FOR ZERD
0772 01156
             227 174700
                                                                   M := P; P := P+1; READ
0773 01157
                                   READ RTN INC
                                                   PNM
                                                        Ρ
```

PAGE 0028 RTE MICRO-ASSEMBLER REV.A 760818

0775 0776 0777 0778		* * *	JUMP	1NSTF	RUCTIO)NS		
0779 01160 0780 01161 0781 01162 0782 01163 0783	230 075647 344 120607 300 012447 367 133736	JLY	READ IMM JSB RTN	MPCK	PASS HIGH INC	IRCM	P 050B INDIRECT M	Y := P; READ PREPARE MP FOR 0 AND 1 PROTECTION P := M +1
0784 01164 0785 01165 0786 01166 0787 01167 0788 01170	230 072507 344 120607 003 001707 230 074647 367 175736	JPY	READ IMM READ RIN	MPCK	PASS HIGH ADD PASS INC	IRCM P	Y 050B TAB P	L := Y PREPARE MP FOR O AND 1 PROTECTION P := Y + T/A/B M := P; READ P := P+1

PAGE 0029 RTE MICRO-ASSEMBLER REV.A 760818

0790 0791		*	WORD	MANII	PULATI	I NO	NSTRUCTION	s.S
0792		*						- ! =
0793		*						
0794 01171	300 056007	CMW	JSB				INITIAL	
0795 01172	230 006647	LCMW	READ		PASS	M	A	M := WORD ADDRESS OF ARRAY 1
0796 01173	010 010647				PASS	М	В	M := WORD ADDRESS OF ARRAY 2
0797 01174	230 000507		READ		PASS	L	TAB	L := ARRAY 1 WORD
0798 01175	007 110207				INC	В	В	BUMP ARRAY 2 ADDRESS
0799 01176	014 101007				XOR	S1	TAB	
0800 01177	327 110402		JMP	CNDX	AL15		NOTEO	TEST FOR SIMILAR SIGN BITS
0801 01200	014 141007		· · · · ·	U.,,	XOR	S1	S1	TEST TON STRIBAN SIGN NETS
0802 01201	004 140747				SUB	01	S1	
0803 01202	320 050442		.140	CNOY	ALZ	RJS	NOTEO+1	TUST KOD WOOD COMPANY
0804 01203	007 106147		יונייט	CNUX	INC	A	A A	
0805 01204	000 045107				DEC	S3	s3	
0806 01205	320 003542		JMP	CNDX		رن	RETURN	
0807 01206	335 007502		JMP		NINT		LCMW	TEST FOR COMPDETE COMPARE TEST FOR INTERRUPT PENDING
0808 01207	320 056507		JMP	CIDA			INTPEND	1531 FOR INTERMOFT PENDING
0809 01210	322 110542	NOTEQ	JMP	CNOX	L15		*+3	TEST FOR WORD 1 NEGATIVE
0810 01211	321 010542				COUT		*+2	TEST FOR WORD 1 LESS THAN WORD 2
0811 01212	007 175707		•		INC		p	BUMP P
0812 01213	007 175707				INC	P	P	BUMP P
0813 01214	000 044507				DEC	Ĺ	S3	L := RESIDUAL STRING COUNT
0814 01215	003 010207				ADD	В	В	UPDATE & PAST STRING
0815 01216	227 174700		READ	RTN	INC	PNM	P	M := P; P := P+1; READ
0816		*						-,
0817 01217		MVW	JSB				INITIAL	
0818 01220	230 006647	LMVW	PEAD		PASS	М	Ą	M := SOURCE ADDRESS; READ
0819 01221	007 106147				INC	Α	A	BUMP SOUPCE ADDRESS COUNTER
0820 01222	010 010647				PASS	М	В	M := DESTINATION ADDRESS
0821 01223	010 001047				PASS		TAB	S2 := SOURCE WORD
0822 01224	210 042036		WRTE	MPCK	PASS	TAB	S2	STORE SOURCE WORD INTO DESTINATIO
0823 01225	007 110207				INC	В	В	BUMP DESTINATION COUNTER
0824 01226	000 045107				DEC	S 3	83	
0825 01227	320 003542		JMP	CNDX	ALZ		RETURN	
0826 01230	335 011002		JMP	CNDX	NINI		LMVw	TEST FOR PENDING INTERRUPT
0827 01231	320 056507		JMP				INTPEND	

PAGE 0030 RTE MICRO-ASSEMBLER REV.A 760818

0829				*			- -			
0830 0831				*	BYTE	MANII	PULAT	I NO	NSTRUCTION	is
0832				*						· -
	01232	300	056007	MBT	JSB				INITIAL	
	01233		007064	LMBT	LWF	R1	PASS	S2	A	S2 := FROM WORD ADDRESS
	01234	300	055507		JSB				LOBYTE	JUMP TO BYTE LOADING SUBROUTINE
0836	01235	300	054647		JSB				STBYTE	JUMP TO BYTE STORING SUBROUTINE
	01236		106147				INC	A	A	BUMP FROM ADDRESS
	01237		045107				DEC	S 3	S 3	DECREMENT BYTE COUNT
	01240		003542		JMP	CNDX			RETURN	TEST FOR COMPLETE MOVE
	01241		011542		JMP	CNDX	HINT		LMBT	TEST FOR INTERRUPT PENDING
0841	01242	320	056507	*	JMP				INTPEND	
	01243	300	056007	CBT	JSB				INITIAL	
	01244		007064	LCBT	LaF	R1	PASS	52	A	S2 := WURD ADDRESS
	01245		055507	BCD.	JSB		. 400	52	LDBYTE	JUMP TO BYTE LOADING SUBROUTINE
	01246		041207				PASS	S 5	\$1	S5 := BYTE 1
0847	01247	150	011064		LWF	R1	PASS		В	S2 := WORD ADDRESS
	01250		055507		JSB				LDAYTE	JUMP TO BYTE LOADING SUBROUTINE
	01251		110207				INC	В	В	BUMP STRING 2 ADDRESS
	01252		050507				PASS	ւ	85	L := BYTE 1
	01253		140747				SUB		S1	SUBTRACT: BYTE 2 - BYTE 1
	01254 01255		050442		JMP	CNDX		RJS	NUTEQ+1	TEST FOR BYTE COMPARE
	01255		106147 045107				INC	A	A 53	BUMP STRING 1 ADDRESS
	01257		003542		JMP	CNDX	DEC	S 3	RETURN	DECREMENT BYTE COUNT TEST FOR COMPLETE COMPARE
	01260		012202		JMP		NINT		LCST	TEST FOR COMPLETE COMPARE TEST FOR INTERRUPT PENDING
	01261		056507		JMP	CHOX			INTPEND	JEST FOR INTERROTT FEMBLING
0858	*****	320		*	0.7.				1	
0859	01262	344	000507	SFB	IMM		H1GH	L	000в	L := 377B
0860	01263	010	033207				PASS	S 5	14	SAVE M
	01264	012	007107				AND	S 3	A	S3 := TEST BYTE
	01265		007163			L4	SANL		A	
	01266		047163		_	L4	PASS		S4	S4 := TERMINATION BYTE
	01267		011064	LSFB	LWF	R1	PASS	S2	В	S2 := WORD ADDRESS
	01270 01271		055507		JSB		DACC		LOBYTE	JUMP TO BYTE LOADING SUBROUTINE
	01271		040507 144747				PASS	ь	S1 S3	L := RIGHT JUSTIFIED BYTE COMPARE TO TEST BYTE
	01272		014602		JMP	CNDX			SBT+4	TEST FOR TEST BYTE MATCH
	01274		110207		Jint	CHUX	INC	В	B	HUMP STRING ADDRESS
	01275		146747				XUP	-	54	COMPARE TO TERMINATION BYTE
	01276		003542		JMP	CNDX			RETURN	TEST FOR TERMINATION BYTE MATCH
	01277	335	013342		JMP		TNID		LSFB	TEST FOR INTERRUPT PENDING
0873	01300		075707				DEC	P	P	DECREMENT P
	01301	320	000307		JMP				HORI	INTERPUPT PENDING
0875				*						

PAGE 0031 RTE MICRO-ASSEMBLER REV.A 760818

0877	01302	150	011064	LBT	LWF	R1	PASS	S 2	В	S2 := WORD ADDRESS
0878	01303	010	033107				PASS	S 3	M	SAVE M
0879	01304	300	055507		JSB				LDBYTE	JUMP TO BYTE LOADING SUBROUTINE
0880	01305	230	044647		READ		PASS	M	S3	RESTORE M AND READ
0881	01306	007	110207				INC	В	В	BUMP BYTE ADDRESS
0882	01307	370	040147		RTN		PASS	Α	S 1	A := RIGHT JUSTIFIED BYTE
0883				*						
0884	01310	344	000507	SBT	IMM		H1GH	L	000B	L := 000377
0885	01311	010	033207				PASS	S 5	M	
0886	01312	012	007007				AND	SI	Α	S1 := RIGHT JUSTIFIED BYTE; READ
0887	01313	300	054647		JSB				STBYTE	JUMP TO BYTE STORING SUBROUTINE
0888	01314	230	050640		READ	RTN	PASS	M	85	PESTORE M AND READ

PAGE 0032 RTE MICRU-ASSEMBLER REV.A 760818

0890 0891				*	Cummi	ON SII	BROU T	INFS		
0892				*		****		INES		
0893				*						
	01315	150	011064	STBYTE	LWF	R1	PASS	82	В	S2 := WURD ADDRESS
0895		230	042647		READ		PASS		Š2	M := WURD ADDRESS; READ
0896		334	055202		JMP	CNDX	FLAG		*+5	TEST FOR HIGH OPDER BYTE
0897		014	000507				SANL		TAB	L := BITE TO BE PRESERVED
0898	01321	010	141007				IOP	S 1	S1	S1 := WORD WITH MERGED BYTES
0899	01322	210	040036		WRTE	MPCK	PASS		S1	STORE WORD INTO MEMORY
0900	01323	367	110207		PIN		INC	В	B	BUMP B
0901	01324		000507		• • •		AND	L	TAB	L := BYTE TO BE PRESERVED
0902	01325		041023			ı A		_		n += blif to be kkesekaen
0903			041023				PASS		S1	
0904			141007			L4	PASS		S 1	
0905			040036		.0.4	D.017	IOP	S1	S1	S1 := WURD WITH MERGED BYAES
0906			110207		PTN	MPCK	PASS		51	STORE WORD IN MEMORY
0907	01331	307	110207	*	B T 14		INC	В	В	BUMP B
0908	01332	230	042647	LDBYTE	READ		PASS	м	52	READ
0909			000507	200116	IMM		HIGH		000B	L := 000377
0910			055702			CNDX	FLAG		*+2	TEST FOR HIGH ORDER BYTE
0911	01335		001007		RIN	U.L.	AND		TAB	S1 := RIGHT JUSTIFIED BYTE
0912	01336	014	001023			L4	SANL		TAB	DI I MIMI GODINIE GILL
0913	01337	370	041023		RIN	L4	PASS	S1	51	S1 := RIGHT JUSTIFIED BYTE
0914				*						
0915			036747	INITIAL	READ					READ
0916			012447		JSB				INDIRECT	
0917			174707				INC		Р	M := P; P := P+1
0918			001107		PEAL		PASS	S 3	TAB	S3 := INITIAL COUNT; READ
0919			017502		JMP	CNDX	_		GUFETCH	TEST FOR ZERO WORD COUNT
0920			000507				PASS	L	TAB	
0921			000002		RIN	CMDX				TEST FOR RESIDUAL COUNT
0923			042036		Late Commerce	HDEV	ZERO		6 5	
0924			137107		WRTE RTN	MPLK	PASS		SZ	CLEAR WOPD 3
0925		J , Z	13,10,	*	L/ T IA		PASE	33		S3 := ACTUAL COUNT
0926	01352	000	075707	INTPEND			DEC	Ρ	Р	DECREMENT P
0927			074707	_ ,			DEC	PNM	P	DECREMENT P
0928			044007		WRITE		PASS		s3	STORE PRESENT WORD COUNT
0929	01355	320	000307		JMP				HORI	INTERRUPT PENDING
									· - · -	(B.) [NG

PAGE 0033 RTE MICRO-ASSEMBLER REV.A 760818

0931 0932 0933 0934		* * *	RII MANIP	ULATION I	NSTRUCTIONS	
0935 01356	300 012447	BITS	JSB		INDIRECT	
0936 01357	010 000507			PASS L	TAR	L := MASK
0937 01360	230 074647		READ	PASS M	P	READ WORD TO BE SELECTIVELY MODIF
0938 01361	300 012447		JSB		INDIRECT	TO BE GENERAL HODE
0939 01362	300 057603		JSB 10N		CBS	
0940 01363	210 040036		WRTE MPCK	PASS TAB	S1	STORE WORD BACK INTO MEMORY
0941 01364	007 175707			INC P	P	P := P + 1
0942 01365	227 174700		READ RTN	INC PNM	-	
0943		*			-	
0944 01366	007 175707	FTBS		INC P	Ρ	P := P + 1
0945 01367	007 174707			INC PNM	P	M := P; P := P + 1
0946 01370	234 140747		READ	XOR	S1	
0947 01371	320 017542		JMP CNDX	ALZ	*+2	
0948 01372	227 174707	GOFETCH	READ	INC PNM	P	M := P; P := P+1; READ
0949 01373	320 000007		JMP		FETCH	
0950		*			_	
0951 01374	374 001007	CHS	RTN	SANL S1	TAB	S1 := WURD WITH BITS CLEARED
0952 01375	012 001007	TBS		AND S1	TAB	S1 := WORD WITH BITS CLEARED
0953 01376	320 057307		JMP		FTBS	FINISH TRS
0954 01377	370 101007	SBS	RTN	IOR S1	TAB	S1 := WORD WITH BITS SET

PAGE 0034 RTE MICRO-ASSEMBLER REV.A 760818

```
0956
                                              1400B
                            ORG
                     0957
0958
0959
                           21XE MICRO-CODE
0960
                           MODULE 03: FLOATING POINT INSTRUCTIONS
0961
0962
                           REV 1976-04-26-1800
0963
0964
0965
0966
0967
                     FLOAT
                                              *
                            EQU
0968 01400 010 006213
                                 COV PASS B
0969 01401
          006 036147
                                     ZERO A
                                                      CLEAR LSB'S TO SHIFT INTO B
0970 01402
          353 141147
                            IMM
                                     CMLO S4
                                              %360
                                                      SET EXPONENT FOR MAX INTEGER
0971 01403
          000 075707
                                     DEC P
                                                      BECAUSE PACK BUMPS IT
0972 01404
          320 073007
                            JMP
                                              PACK
```

PAGE 0035 RTE MICRO-ASSEMBLER REV.A 760818

```
0974
                                    ON ENTRY -- A,B = FLOATING POINT NUMBER
0975
0976
                                                FLAG = 1
0977
                                                A = INTEGER B = CHANGED (USUALLY = A, THOUGH)
0978
                                    ON EXIT
0979
                                    USES A,B,S1,S2
0980
0981
                                               LOW L
0982 01405 340 000513
                         FIX
                                     IMM COV
                                                          %000
                                                                     L := 1 \ 111 \ 111 \ 100 \ 000 \ 000
0983 01406 153 111024
0984 01407 321 120442
                                    LWF R1 NSOL
                                                                     S1 := - EXP - 1
RETURN ZERO IF EXP < 0
                                               NSOL S1
                                                          FIXOK1
0985 01410
            226 036140
                                    READ RTN ZERO A
0986 01411
            007 141007
                         FIXOK1
                                               INC S1
                                                           S1
                                                                      S1 := -EXP
0987
0988 01412 012 011047
                                               AND S2
                                                           В
                                                                      B := LSB'S
                                               PASS B
0989 01413
             010 006207
                                                           Α
                                                                     B := MSB'S
                                                           52
0990 01414
             010 042147
                                               PASS A
                                                                      A := LO BITS
                                                           %360
                                                                      L := 15
0991 01415
             353 140507
                                     IMM
                                               CMLO L
                                                                      CALCULATE 17 - EXP
                                          SOV ADD S1
0992 01416
             003 041014
                                                           S.1
                                                                     CALCULATE 17 - EXP
NO SHIFTING IF EXP = 17
OVERFLOW IF EXP > 17
SET A TO MAX INTEGER
START INSTRUCTION READ; EXIT
                                          CNDX ALZ
                                                           RIRNINTG
0993 01417
                                     TMP
             320 021242
                                          CNDX AL15 RJS
0994 01420
             327 161142
                                     JMP
                                                          FIXOK2
                                               ONE A
0995 01421
             011 136164
                                          R1
0996 01422
             230 036740
                          RETNEP
                                    READ RTN
0997
0998 01423
             010 040567
                          FIXOK2
                                          RPT PASS CNTR S1
                                                                      COUNTER := #SHIFTS: SET REPEAT FF
0999 01424 030 010224
                                    ARS
                                               PASS B
                                                                      DO THE SHIFTS
                                         R1
1000
1001
                          RTRNINTG EQU
                                               PASS L
1002 01425 010 006513
                                                                      L := LSB'S FROM SHIFT
             010 010147
1003 01426
                                               PASS A
                                                                      A := INTEGER
1004 01427
            327 161102
                                         CNDX AL15 HJS
                                                           RETNEP
                                                                      WE ARE DONE IF A POSITIVE INTEGER
1005 01430
             010 142747
                                                                      FLSE CHECK FOR ROUND NECESSARY
                                                IOR
1006 01431 320 021102
                                         CNDX ALZ
                                                           RETNEP
                                                                      RETURN IF NO BITS HANGING
1008 01432 227 106140
                                     READ RTN INC A
                                                                      ELSE ROUND UP AND RETURN
```

```
PAGE 0036 RTE MICRO-ASSEMBLER REV.A 760818
1010
                                F A D / F S B -- FLOATING POINT ADD / SUBTRACT
1011
1012
                                   ON ENTRY -- A,B = FIRST OPERAND
                                             P = POINTER TO ADDRESS OF SECUND OPERAND
1013
1014
                                             FLAG = 1 MEANS ADD
                                                                   =0 MEANS SUBTRACT
1015
                                   ON EXIT -- A,B = (FIRST OPERAND) +(-) (SECUND OPERAND)
1016
1017
                                   USES REGISTERS $1.$2.$3.$4.$5.$6
1018
                                                                 ITS THE SAME AS FAD
1019
                         ESB
                                   EOU
1020 01433 230 036747
                         FAD
                                   READ
1021
1022 01434
            300 012447
                                   JSB
                                                        INDIRECT GU CLEAR INDIRECTS IF NECESSARY
1023 01435
            300 071607
                                   JSB
                                                        UNPACK
                                                                   GO UNPACK THE NUMBERS
1024 01436
                                                                   IS OP2 = 0?
            010 042747
                                             PASS
                                                        52
                                   TMP.
                                                        *+2
                                                                   SKIP IF NOT
1025 01437
            320 062042
                                        CNDX ALZ RJS
1026 01440
            342 001147
                                   IMM
                                             LO₩
                                                   S4
                                                        $200
                                                                   EXP(D) := -200
1027
                                             PASS
1028 01441
            010 010747
                                                                   IS OP1 = 0?
                                        CNDX ALZ RJS
                                                        *+2
                                                                   SKIP IF NOT
EXP(C) := -200
1029 01442
            320 062202
                                   JMP
1030 01443
            342 001207
                                   IMM
                                             LO<sub>M</sub>
                                                  S5
                                                        8200
1031
                                                                   SKIP AHEAD IF DUING AN ADD
1032 01444
             334 022742
                                   JMP
                                        CNDX FLAG
                                                        DIFR
1033 01445
            017 143047
                                             CMPS S2
                                                        52
                                                                   -ELSE NEGATE OP2
1034 01446
            017 145107
                                             CMPS S3
                                                        S3
1035 01447
             007 145107
                                              INC
                                                  S3
                                                        S3
1036 01450
             321 062742
                                   JMP
                                        CNDX COUT RJS
                                                        DIFK
                                                                   IF NO CARRY DUT, GO PROCEED
1037 01451
            007 143047
                                                                   -BUMP MSR'S
                                              TNC
                                                  S2
                                                        S 2
                                                        DIFR
                                                                   IF POSITIVE, GO PROCEED
1038 01452
            327 162742
                                        CNDX AL15 RJS
                                   JMP
1039 01453
             U01 142747
                                                                   -was it 100...0?
                                             DBLS
                                                        S2
1040 01454
            320 062742
                                        CNDX ALZ RJS
                                                        DIFR
                                   JMP
1041
1042 01455
                                                                   YES, MAKE IT 010...0
            010 043064
                                             PASS S2
                                                        S2
                                        R1
1043 01456 007 147147
                                              INC S4
                                                                   AND ADJUST EXPONENT
                                                        S4
PAGE 0037 RTE MICRO-ASSEMBLER REV.A 760818
1045
                                FIND DIFFERENCE IN EXPONENTS -- SMALLER EXPONENT GETS RIGHT-SHIFTED.
1046
1047
                                                                   L := EXP(D)
1048 01457
             010 046507
                          DIFR
                                              PASS L
                                                         S4
                                                                   S1 := EXP(C) - EXP(D)
1049 01460
             004 151007
                                              SUB S1
                                                         S5
                                                                   IF 0,GO DO THE ADDITION (NO SHIFT
                                   JMP CNDX ALZ
                                                         ADD2
1050 01461
             320 024102
1051
             327 163302
                                   JMP CNDX AL15 RJS
                                                        RVRS
1052 01462
1053
                                WE NEED TO SHIFT THE SECOND NUMBER.
1054
1055
             017 141007
007 141007
                                              CMPS S1
1056 01463
                                                         51
                                                                   S1 := POSITIVE DIFFERENCE
1057 01464
                                              INC S1
                                                         51
                                                         SWAMPCHK GO CHECK IF ONE OF THEM >> THE OT
1058 01465
             320 063607
                                   JMP
1059
                                SWAP THE NUMBERS -- WRONG ONE IS IN B, A
1060
1061
1062 01466
             010 042207
                          KVRS
                                              PASS B
1063 01467
             010 053047
                                              PASS S2
                                                         56
1064 01470
             010 006507
                                              PASS L
1065 01471
             010 044147
                                              PASS A
                                                         SB
                                                                   A := S3
1066 01472
             012 137107
                                              PASL S3
1067 01473
             010 051147
                                                                   S4 := LARGER EXPONENT
                                              PASS S4
                                                         S5
1068
1069
                                CHECK FOR ABS(EXP2 - EXP1) > 30 -- IF SO, ADDING WILL DO NOTHING
1070
1071 01474
                          SWAMPCHK IMM
                                              LOW L %3
ADD CNTR S1
             343 116507
                                                         *347
1072 01475
             003 040547
                                                                   -- TEST (S1 - 30(B8))
1073 01476
             327 172702
                                    JMP
                                         CNDX AL15 RJS TOOBIG
                                                                   BUG OUT EARLY
1074 01477
             010 036767
                          ALIGN
                                         RPT
1075 01500
             030 010224
                                    AKS
                                         R1
                                              PASS B
                                                                   ALIGN THE DPERAND FOR ADDING
1076 01501
             326 163742
                                    JMP
                                         CNDX CNT8 RJS
                                                         ALIGN
                                                                   IL NOT DONE FOO5
                          ADD2
                                                                   SET UP TO ADD THE HI BITS
1077 01502
             150 042522
                                    LWF
                                         L1
                                              PASS L
                                                         52
             243 010207
1078 01503
                                    ENV
                                              ADD
                                                         В
                                                                   ADD THE HIGH BITS
                                                   В
                                                                   PREPARE FOR ADDING THE LO BITS
1079 01504
             010 044507
                                              PASS L
                                                         S3
1080 01505
             003 006147
                                              ADD A
                                                         Δ
                                                                   ADD THE LO BITS
                                         CNDX COUT RJS
                                                         NUCARY
                                                                   TEST THE CARRY OUT FROM THE LO BI
1081 01506
             321 064442
                                    JMP
1082 01507
             345 176507
                                    IMM
                                              HIGH L
                                                         %177
1083 01510
             247 110207
                                    ENV
                                              INC
                                                  В
                                                                   BUMP B IF CARRY OUT OF LO BITS
             335 173002
1084 01511
                          NUCARY
                                    JMP
                                         CNDX OVEL RJS
                                                         PACK
                                                                   IF NO OVERFLOW GO PACK IT UP
                                                                   IF SIGN POSITIVE HANDLE ODD CASE
1085 01512
             334 064702
                                    JMP
                                         CNDX FLAG RJS
                                                         OFLUW
             345 176507
                                                                   SET UP L FOR OVE TEST
1086 01513
                                              HIGH L
                                                         %177
                                    IMM
1087 01514
             014 110747
                                              XOR
             320 133002
                                         CNDX ONES
 1088 01515
                                    JMP
                                                         PACK
                                                                    IF UNIQUE CASE GO PACK IT UP
 1089
                                                                   FULL WORD SHIFT USING FLAG FOR SI
 1090 01516
             150 010224
                          OFLOW
                                    LwF
                                              PASS B
                                                         Α
 1091 01517
             150 006164
                                         R1
                                              PASS A
                                    LWF
             007 147147
                                                                    BUMP THE EXPONENT
 1092 01520
                                              INC S4
                                                         S4
                                                         PACK
                                                                    GU PACK IT UP
 1093 01521
             320 073007
                                    JMP
```

```
Appendix G
PAGE 0038 RTE MICRO-ASSEMBLER REV.A 760818
1095
                                        F M P -- FLOATING POINT MULTIPLY
1096
1097
                                   ON ENTRY--A.B = C
                                             P = POINTER TO ADDRESS OF D
1098
1099
                                   ON EXIT -- A.B = RESULT
1100
1101
1102
                                   USES REGISTERS A, B, S1, S2, S3, S4, S5, S6
1103
1104 01522
            230 036747
                         FMP
                                   READ
1105 01523
            300 012447
                                   JSB
                                                        INDIRECT GO CLEAR INDIRECTS IF NECESSARY
1106 01524
            300 071607
                                   JSB
                                                        UNPACK
                                                                  GO UNPACK THE NUMBERS
1107
1108
                                   FURM EXP(C)+EXP(D)+1 IN S4; SAVE AS THE EXPUNENT UF THE RESULT
1109
1110 01525
            007 150507
                                             TNC
                                                        S5
1111 01526
                                                                  S4 = EXP(C) + EXP(D) + 1
            003 047147
                                                  S 4
                                                       S4
                                             ADD
1112
                                              MSB(D)*(LSB(C)/2)
                                  CALCULATE
1113
1114
1115 01527
            010 006164
                                        Ř1
                                             PASS A
                                                                  A = LSB(C)/2
1116 01530
            010 042507
                                             PASS L
                                                        S2
                                                                  L = MSB(D)
1117 01531
                                                                  MSB(D)*(LSB(C)/2)
            300 077047
                                   JSB
                                                        MPYX
1118 01532
                                                                  S5 = LSB(TEMP)
            010 007207
                                             PASS S5
1119 01533
                                                                   A = LSR(D)/2
            010 044164
                                        R1
                                             PASS A
                                             PASS S3
                                                                   S3 := MSB(TEMP)
1120 01534
            010 011107
1121
                                   CALCULATE MSB(C)*( LSB(D)/2 )
1122
1123
1124 01535
            010 052507
                                             PASS L
                                                                   L = MSB(C)
1125 01536 300 077047
                                   JS8
                                                        MPYX
                                                                   MSB(C)*(LSB(D)/2)
1126
                                   AUD RESULTS TO CEMPI
1127
1128
1129 01537
            010 006507
                                             PASS L
                                                        Δ
                                                                  I. = LSP(RESULT)
1130 01540
                                                        S5
            003 050747
                                             CCA
                                        CNUX COUT RJS
                                                        *+2
                                                                   TEST FOR CARRY OUT AND SKIP
1131 01541
            321 066142
1132
1133 01542
            007 110207
                                              INC
                                                                   ADD IN THE CARPY BIT
1134 01543
            010 010507
                                             PASS L
                                                        н
                                                                   L = MSR(RESULI)
1135 01544
            003 045107
                                              ADD S3
                                                        SJ
                                                                   S3 = MSd(RESULT)
1136
PAGE 0039 RTE MICRO-ASSEMBLER REV.A 760818
                                   CALCULATE MSB(C)*MSB(D)
1138
1139
                                                                  L = MSB(C)
                                             PASS L
1140 01545
            010 052507
                                                        S6
                                                                  A = MSB(D)
1141 01546
                                             PASS A
                                                        S2
            010 042147
                                                        MPYX
                                                                  MSB(C)*MSB(D)
            300 077047
                                   JSB
1142 01547
            010 006164
                         FMPY7
                                        Кi
                                             PASS A
                                                                  A := LSB(RESULT)/2
1143 01550
                                        COV
                                             PASS L
                                                        S3
            010 044513
1144 01551
                                                                   A := (LSB(RESULT)/2+TEMP1)*2
            243 006162
                                   ENV
                                        L1
                                             ADD
1145 01552
                                        CNDX AL15 RJS
                                                        PACK
            327 173002
                                   JMP
1146 01553
                                        CNDX OVFL
                                                        FMPY8
                                   JMP
            335 126742
1147 01554
                                                                   BURROW FROM MSB'S
                                             DEC
1148 01555
            000 010207
                                                        PACK
                                                                   GO PACK IT UP
                                   JMP
             320 073007
1149 01556
1150
            007 110207
                        FMPY8
                                             INC B
                                                                   CARRY TU MSB'S
1151 01557
                                   JMP
                                                        PACK
                                                                   GO PACK IT UP
1152 01560
            320 073007
```

PAGE 0040 RTE MICRU-ASSEMBLER REV.A 760818

```
F D V -- FLOATING POINT DIVIDE
1155
1156
1157
                                  ON ENTRY-- A.B = C
1158
                                             P = POINTER TO ADDRESS OF D
1159
1160
                                  ON EXIT-- A.B = RESULT
1161
1162
                                  USES REGISTERS A, B, S1, S2, S3, S4, S5, S6
1163
1164 01561 230 U36747
                         £D√
                                  READ
1165 01562
            300 012447
                                  JSB
                                                       INDIRECT OU CLEAR INDIRECTS IF NECESSARY
1166 01563 300 071607
                                  JSB
                                                       UNPACK
                                                                 GU UNPACK THE NUMBERS
1167
1168
                              GET SET TO FORM FIRST QUOTIENT OF THE APPROXIMATION (Q0).
1169
1170 01564
            017 143253
                                       COV CMPS S6
                                                                 S6 := NUT(MSB(D))
1171 01565
            320 135542
                                  JMP
                                       CNDX ONES
                                                       OVERFLOW CHECK FOR DIVIDE BY ZERU!
1172 01566
            327 127402
                                  IMP
                                       CNDX AL15
                                                       *+2
1173 01567
            007 153054
                                       SOV
                                            INC S2
                                                       56
                                                                 S2 := AbS(MSR(D)); OVF := SIGN
                                            DEC L
1174 01570
            000 046507
                                                                 L := EXP(D) - 1
1175 01571
            004 151147
                                            SUB
                                                       S5
                                                                 S4 := EXP(C)-EXP(D); CNTR := 1'S
1176 01572
            030 010224
                                  ARS H1
                                            PASS B
                                                                 PRESHIFT TO AVOID OVERFLOW
1177 01573
            300 075707
                                  JSH
                                                       DIVX
1178 01574
            010 00/207
                                            PASS S5
                                                                 S5 := Q0
1179 01575
            010 010747
                                            PASS
                                  JMP CNDX ALO RJS
DEC B
1180 01576
            321 170002
                                                       *+2
1181 01577
            000 010207
                                                       B
                                                                  FIRST LEFT SHIFT FOR WEXT
1182 01600
            006 030147
                                            ZERO A
1183 01601
            300 075707
                                  JSB
                                                       DIVX
1184 01602
            010 00/247
                                            PASS S6
1185 01603
            010 044224
                        FDIV71
                                       ĸ1
                                            PASS B
                                                       53
                                                                 B := LSB(D)/4
1186 01604
            010 010224
                                       R1
                                            PASS B
                                                       Н
1187 01605
            006 036147
                                            ZERO A
1188 01606
            300 075707
                                  JSB
                                                       DIVX
1189 91607
            017 106147
                                            CMPS A
1190 01610
            007 106147
                                            INC A
                                                       Α
1191
1192 01611
            010 050507
                                            PASS L
                                                       55
                                                                 I := QU; COUNTER := ALL ONES
1193 01612
            300 077047
                                  JSB
                                                       MPYX
1194
```

PAGE 0041 RTE MICRO-ASSEMBLER REV.A 760818

1196	01613	010	011047	FDIV81			PASS	S 2	В	S2 := MSH(-Q0*02)
1197	01614	006	036207				ZERU	В		B := 0
1198	01615	010	052747				PASS		So	JF Q1
1199	01616	327	171002		JMP	CNDX	AL15	HJS	*+2	NEGATIVE,
1200	01617	011	136207				ONE	В		P := ONES
1201	01620	010	U42747				PASS		82	IF (-Q0*Q2)
1202	01621	327	171142		JMP	CHDX	AL15	RJS	*+2	NEGATIVE,
1203	01622	000	010207				DEC	В	В	B := B + (ALL DNES)
1204	01623	001	143062			L1	DRF2	S2	S2	REORIENT PRODUCT (*4)
1205	01624	010	042507				PASS	L	S 2	
1206	01625	003	052147				ADD	Α	S 6	ADD TO O1
1207	01626	321	071402		JMP	CNDX	COUT	RJS	*+2	IF THERE WAS A CARRY OUT,
1208	01627	001	110207				INC	B	В	ADD IT TO THE HIGH BITS.
1209				*						
1210	01630	070	010222		LGS	L 1	PASS	В	В	
1211	01631	010	050507				PASS	L	85	
1212	01632	003	010207				ADD	В	В	ADD QU TO MSB
1213	01633	320	ს 73 007		JMP				PACK	GO PACK IT UP

INC S3 S3 := ADDRESS OF LSB(D) + EXP(D) 1223 01636 230 044647 READ PASS M **S3** 1224 01637 344 000507 READ THE WORD TMM HIGH L L := 0 000 000 011 111 111 1225 01640 80 010 007247 PASS S6 1226 01641 Α S6 := MSH(C) 010 001107 PASS S3 TAR S3 := LSR(D) + EXP(D) 1227 01642 012 045153 COV AND S4 S 3 S4 := EXP(D) 1228 01643 014 045107 SANL S3 SR S3 := LSB(D) 1229 01644 014 010147 SANL A В A := LSB(C)1230 01645 012 011224 R1 AND **S**5 R S5 := UNPACKED EXP(C) 1231 01646 321 172442 JAD CNDX ALO RJS *+3 TEST EXP SIGN AND SKIP IF PUSITIV 1232 01647 342 000507 IMM LO₩ L **%200** L := %177600 1233 01650 003 051207 ADD **S**5 **S**5 S5 := S5 + %177600 1234 01651 010 052207 PASS B **S6** B := MSB(C) 1235 01652 010 047164 PASS S4 S4 UNPACK EXP(D) 1236 01653 361 141142 RTN CNDX ALO RJS TEST EXP SIGN AND EXIT IF POSITIV 1237 01654 342 000507 IMM LOW L **\$200** L := %177600 1238 01655 003 047140 RTN ADD S4 := S4 + %177600 S4 S4 1239

PAGE 0043 RTE MICRO-ASSEMBLER REV.A 760818

007 133107

1222 01635

```
1241
                              PACK THE NUMBER
1242
1243
                                   IT IS ASSUMED THAT THE MANTISSA IS UNNORMALIZED AND
1244
                                   CONTAINED IN THE ACCUMULATORS AND THE EXPONENT IN S4
1245
1246
1247 01656 010 042207
                        TOOBIG
                                            PASS 6
                                                       S2
                                                                 ENTER HERE IF SWAMP CHECK IN FAD
1248 01657
            010 044147
                                            PASS A
                                                       S.3
                                                                 LOAD THE ACC WITH THE LARGER NUM
1249 01660
            010 006513
                        PACK
                                       COV
                                            PASS L
                                                       Δ
1250 01661
            010 110747
                                                                 A/B = 0?
                                            TOR
                                                       R
1251 01662
            320 035642
                                  .TMD
                                       CNDX ALZ
                                                       RETNFP2
                                                                 -RETURN IF SO
            343 176547
1252 01663
                                            LOW CNTR %377
                                                                 INIT CATE FOR 1'S COMP COUNTING
                                  IMM
1253 01664
            001 110507
                         NORMLIZ
                                            DBLS L
                                                                 L := LEFT SHIFT B BY ONE BIT
                                                       В
            014 110747
327 133502
                                                                  SET UP FOR NORMALIZED TEST
1254 01665
                                            XOR
1255 01666
                                  JMP
                                       CNDX AL15
                                                       ADJEXP
                                                                  IF NORMALIZED THEN GO AJUST EXP
1256 01667
            010 036767
                                       RPT
1257 01670
            106 036762
                                  NRM
                                            ZERO
                                       L1
                                                                 NORMALIZE A 32 BIT UPERAND
1258 01671
            320 073207
                                  JMP
                                                       NORMLIZ
                                                                 GO LOOP
1259 01672
            007 126507
                        ADJEXP
                                            INC
                                                       CNTR
                                                 L
                                                                 L := -(NUMBER OF SHIFTS REQUIRED)
                                             ADD S4
1260 01673
            003 047147
                                                                 S4 := CORRECTED EXPONENT
                                                       S4
1261 01674
            351 176507
                         ROUND
                                  IMM
                                            CMLO L
                                                       %177
                                                                 L := +200
1262 01675
            010 010747
                                            PASS
1263 01676
                                       CNDX AL15 RJS
            327 174002
                                  JMP
                                                       *+2
                                                                 CHECK SIGN OF B--ADJUST ROUND-OFF
1264 01677
            003 036507
                                            ADD L
                                                                  TO 177 (DECREMENT LATCH)
                                                                  ADD 200 (UR 177 IF POSITIVE) TO L
1265 01700
            003 006153
                                       COV
                                            ADD
                                       CNDX COUT RJS ADSBXPNT
                                                                  -ANY CARRY OUT FROM LSB'S?
1266 01701
            321 074602
                                  JMP
                                  -- BIT 15 OF THE LATCH MUST (!!) BE ZERO AT THIS POINT.
                             NOTE
1267
                                            INC B
                                                                  ADD CAPRY TO MSB'S,
            247 110207
                                  ENV
1268 01702
                                       CNDX OVFL RJS
                                                       ADSBNUOV
                                                                   CHECK FOR OVERFLOW
1269 01703
            335 174342
                                  JMP
                                                                  B := 0100...
1270 01704
            010 010224
                                       R1
                                           PASS B
                                           INC S4
1271 01705
            007 147153
                                       COV
                                                       S4
                                                                  EXP := EXP + 1
1272 01706
            320 074607
                                  JMP
                                                       ADSBXPNT
1273 01707
            001 110507
                         ADSBNOOV
                                             DBLS L
                                                       В
            014 110747
                                             XUR
                                                       В
1274 01710
                                  JMP
                                       CNDX AL15
                                                       ADSBXPNT CHECK FUR B=11...
1275 01711
            327 134602
                                                                  RE-NORMALIZE
1276 01712
            070 010222
                                  LGS
                                       L1
                                             PASS B
                                                       B
                                             DEC S4
                                                       S4
1277 01713
            000 047147
```

PAGE 0044 RTE MICRO-ASSEMBLER REV.A 760818

	01714 01715		000514 146747	ADSBXPNT	IMM	sov	Lúw SUB	L	%200 S4	GET OVF SET FOR ERROR; L := -200 TEST (EXP + 200)
1281	01716	327	135402		JMP	CNDX	AL15		UNDERFLO	-IF NEGATIVE, UNDERFLOW
1282	01717	003	046747				ADD		54	TEST (EXP - 200)
1283	01720	327	175542		JMP	CNUX	AL15	RJS	OVERFLOW	-IF POSITIVE, OVERFLOW
1284	01721	150	046762		LWF	L1	PASS		54	FLAG := EXPONENT SIGN
1285	01722	154	047162		LwF	L1	SANL	S4	54	
1286	01723	340	000507		IMM		LOW	L	0	L := %177400
1287	01724	012	006507				AND	L	A	L := LSB'S
1288	01725	227	174707		READ		INC	PNM	٩	START NEXT INSTRUCTION FETCH
1289	01726	010	010153			COV	PASS	Α	В	A := MSB'S
1290	01727	010	146200			RTN	IOR	В	54	B := LSB'S OR EXPONENT
1291				*						
1292	01730	006	036207	UNDERFLO			ZERU	В		UNDERFLUW; A,B:=0; OVF := 1
1293	01731	006	036147	RZŁRO			ZERO	Α		
1294	01732	227	174700		READ	RTN	INC	PNM	P	START READ AND EXIT
1295				*						
1296	01733	343	174214	OVERFLOW	IMM	SOV	LOW	В	% 376	OVERFLOW: A,B := MOST PUSITIVE NU
	01734		136164	OVER32K		R1	ONE	Α		
1298	01735	227	174700	RETNEP2	READ	RTN	INC	PNM	P	START READ; EXIT

PAGE 0045 RTE MICRO-ASSEMBLER REV.A 760818

1300				≠ Mt	PLIBLA	AND	DIAIL	E UT	ILITIES FO	R FLOATING POINT USE ONLY
1301				*						
1302				*						
1303				DIAX	EQU				*	
1304	01736	150	010762		LWF	L1	PASS		B	B < 0? FLAG := SIGN
1305	01737	327	176242		JMP	CNDX	AL15	RJS	READY	
1306	01740	017	110207				CMPS	В	В	DOUBLE-WORD NEGATE
1307	01741	017	106147				CMPS	Α	A	
1308	01742	007	106147				INC	Α	A	
1309	01743	321	076242		JMP	CNDX	COUT	KJS	REALY	
1310	01744	007	110207				INC	В	В	ADD IN THE CARRY
1311	01745	010	042527	READY		RPT	PASS	L	52	GET THE DIVISOR
1312	01746		110222		DIV	L1	SUB	В	В	DU THE DIVIDE STEP 16 TIMES.
1313				*						
1314	01747	010	010224			R1	PASS	В	В	-FORM POSITIVE REMAINDER
1315	01750	334	076542		JMP	CNDX	FLAG	KJS	*+3	
	01751		110207		•		CMPS		н	
	01752		110207				INC	В	В	ADD UNE
	01753		136742		JMP	CNDX	OVEL		DIVXFTST	
	01754		076742		RTN		FLAG	RJS		
	01755		106147	COMPLEM		• • • • • • • • • • • • • • • • • • • •	CMPS		Α	
	01756		106140			RTN	INC	A	A	
	01757		076642	DIVXFTST	T JMP		FLAG		COMPLEME	
	01760		036747		RTN	0	. 2			
1324	••••	0,1		*						
	01761	010	007007	MPYX			PASS	51	A	
	01762		036227			RPT	ZERO			
	01763		010224		MPY	R1	ADD	ь	В	
	01764		040747				PASS	_	S 1	
	01765		137402		JSB	CNDX	AL15		SUBB	
	01766		177402		RIN	_	L15	R.15	1.0175	
	01767		040507		1.1.1	CHDX	PASS		S1	
	01770		110207	SUBB	RTN		SUB	В	В	
1333		301	,	*				5	1,7	
1334					ORG				%1777	
	01777	320	073007		JMP				PACK	EXTERNAL ENTRY FOR PACK
.,,,,		320	0,300,		OME				LACK	CATEMAN ENTAL FOR FACE

PAGE 0046 RTE MICRO-ASSEMBLER REV.A 760818

1337					ORG	20008	
1338				*		20000	
1339				*	ROM JUMP TABLE		
1340				*			
1341				*			
1342		000	000073		DEF	SKG	Ω
1343	02001	000	000073		DEF	SRG	1
1344	02002	000	000073		DEF	SRG	2
1345	02003	000	000073		DEF	SRG	3
1346	02004	000	000053		DEF	ASGNO*	4
1347	02005	000	000063		DEF	ASGCL*	5
1348	02006	000	000067		DEF	ASGCM*	6
1349	02007	000	000057		DEF	ASGCC*	7
1350	02010	000	000073		DEF	SRG	10
1351	02011	000	000073		DEF	SRG	11
1352	02012	000	000073		DEF	SRG	12
1353	02013	000	000073		DEF	SRG	13
1354		000	000053		DEF	ASGNO*	14
1355	02015	000	000063		DEF	ASGCL*	15
1356	02016	000	000067		DEF	ASGCM*	16
1357	02017	000	000057		DEF	ASGCC*	17
1358	02020	000	000015		DEF	AND	20
1359	02021	000	000015		DEF	AND	21
1360	02022	000	000015		DEF	AND	22
1361	02023	000	000015		DEF	AND	23
1362	02024	000	000015		DEF	AND	24
1363	02025		000015		DEF	AND	25
1364		000	000015		DEF	AND	26
1365	02027	000	000015		DEF	AND	27
1366	02030	000	000043		DEF	JSB	30
1367	02031	000	000043		DEF	JSB	31
1368	02032	000	000043		DEF	JSB	32
1369	02033	000	000043		DEF	JSB	33
1370	02034	000	000043		DEF	JSB	34
1371	02035	000	000043		DEF	JSB	35
1372	02036	000	000043		DEF	JS8	36
1373	02037	000			DEF	JSB	37
							٠.

PAGE 0647 RTE MICRO-ASSEMBLER REV.A 760818

1375	02040	000	000051	DEF	XOR	40
1376	02041	000	000051	DEF	XOR	41
1377	02042	000	000051	DEF	XOR	42
1378	02043	000	000051	DEF	XOR	43
1379	02044	000	000051	DEF	XOR	44
1380	02045	000	000051	DEF	XOR	45
1381	02046	000	000051	DEF	XOR	46
1382	02047	000	000051	DEF	XOR	47
1383	02050	000	000040	DEF	JMP	50
1384	02051	000	000040	DEF	JMP	51
1385	02052	000	000040	DEF	JMP	52
1386	02053	000	000040	DEF	JMP	53
1387	02054	000	000040	DEF	JMP	54
1388	02055	000	000040	DEF	JMP	55
1389	02056	000	000040	DEF	JMP	56
1390	02057	000	000040	DEF	JMP	57
1391	02060	000	000026	DEF	IÚR	60
1392	02061	000	000026	DEF	IOR	61
1393	02062	000	000026	DEF	IOR	62
1394	02063	000	000026	DEF	IOR	63
1395	02064	000	000026	DEF	TUR	64
1396	02065	000	000026	DEF	IOR	05
1397	02066	000	000026	DEF	IUR	66
1398	02067	000	000026	DEF	IOR	67
1399	02070	000	000030	DEF	ISZ	70
1400	02071	000	000030	DEF	ISZ	71
1401		000	000030	DEF	187.	72
1402	02073	000	000030	DEF	ISZ	73
		000	000030	DEF	ISZ	74
1404	02075	000	000030	DEF	ISZ	75
1405	02076	000		DEF	ISZ	76
1406		000	000030	DEF	ISZ	77
1407		000	000017	DEF	AD*	100
1408		000	000017	DEF	AD*	101
	02102	000	000017	DEF	AD*	102
1410		000	000017	DEF	AD*	103
1411		000	000017	DEF	AD*	104
1412	02105	000	000017	DEF	AD*	105
1413		000	ს 0 0 0 1 7	DEF	AD*	106
1414	02107	000	000017	DEF	AD*	107

```
PAGE 0048 RTE MICRO-ASSEMBLER REV.A 760818
 1416 02110
              000 000017
                                                            AD*
                                                                       110
 1417 02111
              000 000017
                                      DEF
                                                            AD*
                                                                       111
 1418 02112
              000 000017
                                      DEF
                                                            AD*
                                                                       112
 1419 02113
              000 000017
                                     DEF
                                                            AD*
                                                                       113
 1420 02114
              000 000017
                                     DEF
                                                            4D*
                                                                       114
 1421 02115
              000 000017
                                     DEF
                                                            AD*
                                                                       115
 1422 02116
              000 000017
                                     DEF
                                                            AD*
                                                                       116
 1423 02117
              000 000017
                                     DEF
                                                            AD*
                                                                       117
 1424 02120
              000 000021
                                     DEF
                                                            CP*
                                                                       120
 1425 02121
              000 000021
                                     DEF
                                                            CP*
                                                                       121
 1426 02122
              000 000021
                                     DEF
                                                            CP*
                                                                       122
 1427 02123
              000 000021
                                     DEF
                                                            CP*
                                                                       123
 1428 02124
              000 000021
                                     DEF
                                                            CP*
                                                                       124
 1429 02125
              000 000021
                                     DEF
                                                            CP*
                                                                       125
 1430 02126
              000 000021
                                     DEF
                                                            CP*
                                                                       126
 1431 02127
              000 000021
                                     DEF
                                                            CP*
                                                                       127
 1432 02130
              000 000021
                                     DEF
                                                            CP*
                                                                       130
 1433 02131
              000 000021
                                     DEF
                                                            CP*
                                                                       131
 1434 02132
              000 000021
                                     DEF
                                                           CP*
                                                                       132
 1435 02133
              000 000021
                                     DEF
                                                           CP*
                                                                       133
 1436 02134
              000 000021
                                     DEF
                                                           CP*
                                                                       134
 1437 02135
              000 000021
                                     DEF
                                                            CP*
                                                                       135
 1438 02136
              000 000021
                                     DEF
                                                           CP*
                                                                       136
 1439 02137
              000 000021
                                     DEF
                                                           CP*
                                                                       137
 1440 02140
              000 000047
                                     DEF
                                                           T.D.¥
                                                                       140
 1441 02141
              000 000047
                                     DEF
                                                           LD*
                                                                       141
 1442 02142
              000 000047
                                     DEF
                                                           LD*
                                                                       142
 1443 02143
              000 000047
                                     DEF
                                                           Li) *
                                                                      143
 1444 02144
              000 000047
                                     DEF
                                                           LD*
                                                                      144
 1445 02145
              000 000047
                                     DEF
                                                           T,D*
                                                                      145
 1446 02146
              000 000047
                                     DEF
                                                           LD*
                                                                      146
 1447 02147
              000 000047
                                     DEF
                                                           LD*
                                                                      147
 1448 02150
              000 000047
                                     DEF
                                                           LD*
                                                                      150
 1449 02151
              000 000047
                                     DEF
                                                           LD*
                                                                      151
 1450 02152
              000 000047
                                     DLF
                                                           LD*
                                                                      152
 1451 02153
              000 000047
                                     DEF
                                                           1,D*
                                                                      153
 1452 02154
              000 000047
                                     DEF
                                                           しし*
                                                                      154
1453 02155
              000 000047
                                     DEF
                                                           T,D *
                                                                      155
1454 02156
              000 000047
                                     DEF
                                                           LD*
                                                                      156
              000 000047
1455 02157
                                     DEF
                                                           LD*
                                                                      157
PAGE 0049 RTE MICRO-ASSEMBLER REV.A 760818
1457 02160
             000 000135
                                                           ST*
                                                                      160
1458 02161
             000 000135
                                     DEF
                                                           ST*
                                                                      161
1459 02162
             000 000135
                                    DEF
                                                           ST*
                                                                      162
1460 02163
             000 000135
                                    DEF
                                                           ST*
                                                                      163
1461 02164
             000 000135
                                    DEF
                                                           ST*
                                                                      164
1462 02165
             000 000135
                                    DEF
                                                           ST*
                                                                      165
1463 02166
             000 000135
                                    DEF
                                                           S1 *
                                                                      166
1464 02167
             000 000135
                                    DEF
                                                           ST*
                                                                      167
1465 02170
             000 000135
                                    DEF
                                                           ST*
                                                                      170
1466 02171
             000 000135
                                    DEF
                                                           ST*
                                                                      171
1467 02172
             000 000135
                                    DEF
                                                           ST*
                                                                      172
1468 02173
             000 000135
                                    DEF
                                                           ST*
                                                                      173
1469 02174
             000 000135
                                    DEF
                                                           ST*
                                                                      174
1470 02175
             000 000135
                                    DEF
                                                           ST*
                                                                      175
1471 02176
             000 000135
                                    DEF
                                                           ST*
                                                                      176
1472 02177
             000 000135
                                    DEF
                                                           ST*
                                                                      177
1473 02200
             000 000113
                                    DEF
                                                           JTBL1000
                                                                      200 ASL, LSL, RRL, MPY
1474 02201
             000 000152
                                    DEF
                                                           DIV
                                                                      201
1475 02202
             000 000226
                                    DEF
                                                           JTBL1010
                                                                      202 ASR, LSR, RRR
1476 02203
             000 000107
                                    DEF
                                                           MAC1
                                                                      203
1477 02204
             000 000077
                                    DEF
                                                           IUG
                                                                      204 HLT, STF, SFC, SF5
1478 02205
             000 000077
                                                                      205 MIA, LIA, OTA, STC
206 HLT, CLF
                                    DEF
                                                           IUG
1479 02206
             000 000077
                                    DEF
                                                           IUG
1480 02207
             000 000077
                                    DEF
                                                                      207 MIA, LIA, DTA, STC
                                                           LOG
1481 02210
             000 000120
                                    DEF
                                                           DLD
                                                                      210
1482 02211
             000 000130
                                    DEF
                                                           DST
                                                                      211
1483 02212
             000 000103
                                    DEF
                                                           MACO
                                                                      212
1484 02213
             000 000107
                                    DEF
                                                           MAC1
                                                                      213
1485 02214
             000 000077
                                    DEF
                                                           TOG
                                                                      214 HLT, STF, SFC, SFS
1486 02215
             000 000077
                                    DEF
                                                           IOG
                                                                      215 MIB, LIB, OTB, CLC
1487 02216
             000 000077
                                    DEF
                                                           IOG
                                                                      216 HLT,CLF
1488 02217
             000 000077
                                    DEF
                                                           IUG
                                                                      217 MIB, LIB, OTB, CLC
1489 02220
             000 000002
                                    DEF
                                                           MRGIND
                                                                      220
1490 02221
             000 000002
                                    DEF
                                                           MRGIND
                                                                      221
1491 02222
             000 000002
                                    DEF
                                                           MRGIND
                                                                      222
1492 02223
             000 000002
                                    DEF
                                                           MRGIND
                                                                      223
1493 02224
             000 000002
                                    DEF
                                                           MRGIND
                                                                      224
1494 02225
             000 000002
                                    DEF
                                                           MRGIND
                                                                      225
1495 02226
             000 000002
                                    DEF
                                                          MRGIND
                                                                      226
1496 02227
             000 000002
                                    DEF
                                                          MRG1ND
```

227

PAGE 0050 RTE MICRO-ASSEMBLER REV.A 760818

1498	02230	000	000041	_		
1499	02231	000		DEF	JSB,I	230
1500	02232	000		DEF	JSB,I	231
1501	02233	000		DEF	JSB,I	232
1502	02234		000041	DEF	JSB, I	232
	02235	000	000041	DEF	JSB,I	233
1504	02236	000	000041	DEF	JSB, I	234
1505	02237	000	000041	DEF	JSB,I	236
1506	02240	000	000002	DEF	JSB,I	237
1507	02241	000	000002	DEF	MRGIND	240
1508	02242	000	000002	DEF	MRGIND	241
	02243	000	000002	DEF	MRGIND	242
1510	02244	000	000002	DEF	MRGIND	243
1511	02245	000		DEF	MRGIND	244
1512	02246		000002	DEF	MRGIND	245
1513			000002	DEF	MRGIND	
1212	02247	000	000002	ø DEF		246
1514	02250	000	000036	DEF	MRGIND	247
	02251		000036	DEF	JMP,I	250
	02252		000036	DEF	JMP,I	251
	02253		000036	DEF	JMP,I	252
	02254		000036	DEF	JMP,I	253
	02255		000036	DEF	JMP,I	254
	02256		000036	DEF	JMP,I	255
1521	02257		000036		JMP,I	256
	02260		000002	DEF	JMP,I	257
	02261		000002	DEF	MRGIND	
	02262		000002	DEF	MRGIND	
	02263		_	DEF	MRGIND	
			000002	DEF	MRGIND	
	02264		000002	DEF	MRGIND	
	02265		000002	DEF	MRGIND	
	02266		000002	DEF	MRGIND	
	02267		000002	DEF	MRGIND	
	02270		000002	DEF	MRGIND	
1531			000002	DEF	MRGIND	
	02272		000002	DEF	MRGIND	
	02273		000002	DEF	MRGIND	
	02274		000002	DEF	MRGIND	
	02275		000002	D e f	MRGIND	
1536	02276	000	000005	DEF	MRG1ND	
1537	02277	000	000002	DEF	MRGIND	

PAGE 0051 RTE MICRO-ASSEMBLER REV.A 760818

	02300	000 000002	DEF	MRGIND
	02301	000 000002	DEF	ARGIND
1541		000 000002	DEF	MKGIND
1542		000 000002	DEF	MRGIND
1543		000 000002	DEF	MRGIND
	02305	000 000002	DEF	MRGIND
	02306	000 000002	DEF	MRGIND
1546		000 000002	DEF	MRGIND
1547		000 000002	DEF	MRGIND
1548		000 000002	DEF	MRGIND
	02312	000 000002	DEF	MRGIND
	02313	000 000002	DEF	MRGIND
	02314	000 000002	DEF	MRGIND
	02315	000 000002	DEF	MRGIND
	02316	000 000002	DEF	MRGIND
	02317	000 000002	DEF	MRGIND
	02320	000 000002	DEF	MRGIND
	02321	000 u000u2	DEF	MRGIND
	02322	000 000002	DEF	MRGIND
	02323	000 000002	DEF	MRGIND
	02324	000 000002	DEF	MRGIND
1561	02325	000 000002	DEF	MRGIND
		000 000002	DEF	MRGIND
	02327 02330	000 000002	DEF	MRGIND
	02330	000 000002	DEF	MRGIND
	02331	000 0000u2	DEF	MRGIND
	02332		DEF	MRGIND
	02334		DEF	MRGIND
1568	02335	000 000002 000 000002	DEF	MRGIND
1569		000 000002	DEF	MRGIND
1570	02337	000 000002	PEF	MRGIND
1571		000 000002	DEF	MRGIND
	02341	000 000002	DEF	MRGIND
	02342	000 000002	DEF	MRGIND
	02343	000 000002	DEF	MRGIND
	02344	000 000002	DEF	MRGIND
	02345	000 000002	DEF	MRGIND
1577	02346	000 000002	DEF DEF	MRGIND
1578	02347	000 000002		MRG1ND
		00002	DEF	MRGIND




PAGE 0052 RTE MICRU-ASSEMBLER REV.A 760818

1580		000 000002	DEF	HUCIN
1581		000 000002	DEF	MRGINU
1582	02352	000 000002	DEF	MRGIND
1583		000 000002		MRGINE
1584		000 000002	DEF	MRGIND
	02355		DEF	MRGIND
1586			DEF	MRGIND
		000 000002	DEF	MRGIND
	02357	200000 000	DEF	MRGIND
1588		000 000002	DEF	MRGIND
	02361	000 000002	DEF	
	02362	000 000002	DEF	MRGIND
1591	02363	000 000002	DEF	MRGINU
1592	02364	000 000002	DEF	MRGIND
1593	02365	000 000002		MRGIND
	02366	000 000002	DEF	MRGIND
	02367		DEF	MRGIND
	02370		DEF	MRGIND
1597		000 000002	DEF	MRGIND
	02371	000 000002	DEF	MRGIND
1598		000 000002	DEF	MRGIND
1599	02373	000 000002	DEF	
1600		000 000002	DEF	MRGIND
1601	02375	000 000002	DEF	MRGIND
1602	02376	000 000002		MRGIND
	02377	000 000002	DEF	MRGIND
1604	,	000 000002	DEF	MRGIND
			END	

END OF PASS 2: NO ERRORS

PAGE 0004 RTE MICRO-ASSEMBLER REV.A 760818



PAGE 0005 RTE MICRO-ASSEMBLER REV.A 760818

```
0031
0032
0033
0034
0035
0036
                                                      ************************
0037
                                  ENTRY JUMP TABLE
0038
0039
0040
                                   MACRO JUMP POINT AND MNEMONIC
                                                                      BINARY CODE
0041
0042 20000
             324 002007
                          JTABL
                                                                     1000X011110X0000
                                    JMP
                                                          XMM
0043 20001
             010 036740
                                         RTN
                                                                     1000X01111000001
0044 20002
             324 010307
                                    JMP
                                                          MBT
                                                                     1000X01111000010
0045 20003
             324 010247
                                    JMP
                                                          MBF
                                                                     1000X01111000011
0046 20004
             324 011147
                                    JMP
                                                          MBW
                                                                     1000X01111000100
0047 20005
             324 013007
                                                                     1000X01111000101
                                    JMP
                                                          MW I
0048 20006
             324 012747
                                                                     1000X01111000110
                                    JMP
                                                          MWF
0049 20007
             324 013647
                                                          MWW
                                                                     1000XU1111000111
                                    J∺P
0050 20010
             324 014607
                                    JMP
                                                                     1000X01111001000
                                                          SY*
0051 20011
             324 015147
                                    JMP
                                                          US*
                                                                     1000X01111001001
0052 20012
0053 20013
             324 014707
                                    JMP
                                                          *A9
                                                                     1000X01111001010
             324 015047
                                    JMP
                                                          PB*
                                                                     1000X01111001011
0054 20014
0055 20015
             324 016347
                                    JMP
                                                          SSM
                                                                     1000X01111001100
             324 016607
                                    JMP
                                                         JRS
                                                                     1000X01111001101
0056 20016
0057 20017
             010 036740
                                         RTN
                                                                     1000X01111001110
             010 036740
                                         KTN
                                                                     1000X01111001111
0058 20020
             324 002007
                                    JMP
                                                          XMM
                                                                     1000X011110X0000
0059 20021
             324 002017
                                    JMP
                                         STFL
                                                                     1000X01111010001
                                                          XMM
0060 20022
             324 004547
                                    JMP
                                                                     1000X01111010010
                                                          XM*
0061 20023
             010 036740
                                                                     1000X01111010011
                                         KTN
0062 20024
             324 005507
                                    JMP
                                                          XL*
                                                                     1000X01111010100
0063 20025
             324 006007
                                                                     1000X01111010101
                                    JMP
                                                          XS*
0064 20026
             324 006247
                                                          XC*
                                    JMP
                                                                     1000X01111010110
0065 20027
             324 006607
                                                                     1000X01111010111
                                    JMP
                                                          LF*
0066 20030
             010 022447
                          RS*
                                               PASS MEU
                                                          MEU
                                                                     1000X01111011000
0067 20031
             230 022040
                                    READ KTN
                                              PASS CAB
                                                          MEU
                                                                     1000X01111011001
0068 20032
             324 007007
                                    JMP
                                                          NJP
                                                                     1000X01111011010
0069 20033
             324 007507
                                    JMP
                                                                     1000X01111011011
                                                          DJS
0070 20034
             324 007107
                                    JMP
                                                          SJP
                                                                     1000X01111011100
0071 20035
             324 007607
                                    JMP
                                                          SJS
                                                                     1000X01111011101
             324 007207
0072 20036
                                    JMP
                                                          UJP
                                                                     1000X01111011110
0073 20037
             324 007707
                                    JMP
                                                                     1000X01111011111
                                                          UJS
0074
```

PAGE 0006 RTE MICRO-ASSEMBLER REV.A 760818

```
0076
0077
0078
0079
0080
0081
                         **************************************
0082 20040
0083 20041
                                            PASS S3 4 S3 := M; SAVE M
PASS CNTR X CNTR := COUNT
            010 033107
                         XMM
            010 070547
0084 20042
            320 005442
                                                                 TEST FOR ZERO COUNT
                                  JMP
                                      CNDX ALZ
                                                       RIN*
0085 20043
            342 000507
                                  IMM
                                            LOW L
                                                       %200
                                                                 L := 11111111110000000
0086 20044
0087 20045
            234 007147
                                  READ
                                            SANL S4
                                                                 MASK LOW 7 BITS OF A-REG
            347 076507
                                  TMM
                                            HIGH L
                                                       ዷ337
                                                                 L := 1101111111111111
0088 20046
            011 047147
                                            SONL S4
                                                       S4
                                                                 ADD CONTRUL BIT (13)
0089 20047
            010 046447
                                            PASS MEU
                                                       54
                                                                 MEM ADDR REG := S4
0090 20050
            010 011707
                                            PASS P
                                                       В
                                                                 P := B(TABLE ADDRESS)
0091 20051
            010 070747
                                            PASS
                                                       Y
                                                                 SET ALU FLAGS FROM X
0092 20052
            334 003342
                                  JMP CNDX FLAG
                                                       XMS
                                                                 TEST FOR XMS INSTRUCTION
                                  JMP CNDX AL15
0093 20053
            327 104102
                                                       READMAP
                                                                 TEST FOR NEGATIVE COUNT
0094 20054
            227 174725
                         MELOUP1 READ DONT INC PNM
                                                                 READ NEXT WORD; P := P+1
0095
0096 20055
            230 001207
                                  READ
                                            PASS S5
                                                       TAB
                                                                 S5 := MAP DATA - DUMMY READ
0097 20056
            007 106147
                                            INC A
                                                                 A := A+1
0098 20057
            010 050452
                                       MESP PASS MEU
                                                       S5
                                                                 MAP REG := DATA
0099 20060
            000 071607
                                            DEC X
                                                                 x := x-1
                                                       X
0100 20061
            320 003242
                                  JMP
                                      CNDX ALZ
                                                       XMM.RIN
                                                                 IF DONE THEN BUG OUT LUOP FOR 16X
0101 20062
            324 042602
                                  JMP
                                       CNDX CNT4 RJS
                                                       MELOOP1
0102 20063
            335 002602
                                                                 TEST FOR NO INTERRUPT
                                  JMP
                                      CNDX NINT
                                                       MELCOP1
0103 20064
            000 045107
                         XMM.EXIT
                                            DEC
                                                       S3
                                                                   ELSE SERVICE INTERRUPT
0104
0105 20065
            010 074207
                         XMM.RTN
                                            PASS B
                                                                 RESET B-REG
0106 20066
            227 144700
                        P.RTN
                                  READ RTN INC PNM S3
                                                                 P := NEXT INSTRUCTION; START REA
0107
```

PAGE 0007 RTE MICRO-ASSEMBLER REV.A 760818

```
0109
0110
0111
0112
0113
0114
                       ****
                               0115 20067
           327 103302
                       XMS
                                JMP CNDX AL15
                                                             TEST FOR X<0 ... NOP
                                                   P.RTN
0116 20070
           230 036747
                       MELOOP2
                                READ
                                                             FOR DCPC
                                          INC A
0117 20071
           007 106147
                                                             A := A+1
0118 20072
                                     MESP PASS MEU
           010 010452
                                                   В
                                                             MAP REG := DATA
0119 20073
           007 110225
                                     DCNT INC B
                                                   В
                                                             B := B + 1; INC CNTR
           000 071607
0120 20074
                                          DEC
                                              X
                                                   X
                                                             X := X-1
0121 20075
            320 003302
                                JMP
                                     CNDX ALZ
                                                   P.RTN
                                                             IF DONE THEN BUG OUT
0122 20076
           324 043402
                                JMP
                                     CNDX CNT4 RJS
                                                   MELOOP2
                                                             LOOP FOR 16X
0123 20077
            335 003402
                                JMP
                                     CNDX NINT
                                                    MELOOP2
                                                             TEST FOR NO INTERRUPT
0124 20100
           000 045107
                                          DEC
                                              S3
                                                   S3
                                                             RESET P REGISTER FOR RESTART
0125 20101
            227 144700
                                READ RTN INC PNM
                                                                SERVICE INTERRUPT
                                                   53
0126
                       READMAP
0127
                                F.OU
0128 20102
           227 174726
                                READ ICHT INC
                       MELOOP3
                                              PNM
                                                   Р
                                                             P := P+1 - DUMMY READ
0129 20103
           007 106147
                                                             A := A+1
                                         INC
                                                    Α
0130 20104
           010 023212
                                     MESP PASS S5
                                                             S5 := MAP REG
                                                    MEU
0131 20105
           210 050036
                                WRTE MPCK PASS TAB
                                                   85
                                                             WRITE DATA INTO TABLE
0132 20106
            007 171607
                                          INC
                                                                 X := X-1
0133 20107
            320 003242
                                                                  IF DONE THEN BUG OUT
                                JMP
                                     CNDX ALZ
                                                    XMM.RTN
0134 20110
           324 044102
                                JMP
                                     CNDX CNT4 RJS
                                                    MELOOP3
                                                             LOOP FOR 16X
0135 20111
            335 004102
                                JMP
                                     CNDX NINT
                                                    MELGOP3
                                                             TEST FOR NO INTERRUPT
0136 20112
           324 003207
                                                             ELSE SERVICE INTERRUPT
                                JMP
                                                    XMM.EXIT
```

PAGE 0008 RTE MICRO-ASSEMBLER REV.A 760818

0138				*						
0139				* -						
0140				*						
0141				*						
0142				*						
0143				******	*****	****	*****	****	********	***********
0144	20113	357	077147	XM*	IMM		CMHI	S4	*337	S4 := 0010000000000000
0145	20114	150	002762		LWF	L1	PASS		CAB	T-BUS := A/B; FLAG := A/B(15)
0146	20115	321	145002	PA.PB	JMP	CNDX	ALO	RJS	SY.US	TEST FOR PORT. A MAP
0147	20116	341	176507		IMM		LOW	L	%177	L := 1111111101111111
0148	20117	231	047147		READ		SONL	S4	S4	S4 := 0010000010000000
0149	20120	334	045142	SY.US	JMP	CNDX	FLAG	RJS	XFER	TEST FOR SYSTEM MAP
0150	20121	343	076507		IMM		LOW	L	% 337	L := 1111111111111111
0151	20122	231	047147		READ		SONL	54	S4	S4 := 00100000X0100000
0152	20123	010	046447	XFER			PASS	MEU	S4	MEM ADDR REG := \$4(7-0)
0153	20124	340	100547		IMM		LOW	CNTR	%4 0	CNTR := 32
0154	20125	230	036765	XFERLOUP	READ	DCNT				DUMMY READ
0155	20126	010	036747				PASS			FOR MEB DELETE WITH DUMMY READ
0156	20127	010	022452			MESP	PASS	MEU	MEU	MEM PORT REG := MEM PROG REG
0157		326	145242		JMP	CNDX	CNTS	RJS	XFERLUOP	IF NOT DONE THEN LOOP
0158	20131	230	036740	RTN*	READ	RTN				RETURN
0159				******	****	****	*****	*****	********	******************

PAGE 0009 RTE MICPO-ASSEMBLER REV.A 760818

0161				*						
0162				*						
0163				*						
0164				*						
0165				*						
0166				******	****	*****	*****	****	********	**********
0167	20132	300	012447	XL*	JSB				INDIRECT	GET OPERAND ADDR FROM INSTR + 1
0168	20133	010	036752			MESP				SWITCH MAP STATE
0169	20134	227	132747		PEAD		INC		М	START CROSS LOAD START CRUSS LOAD
0170	20135	007	174707				INC	PNM	ρ	FOR NEXT INST READ
0171	20136	010	022447				PASS	MEU	MEU	RESET MAP STATE
0172	20137	230	000040		READ	RTN	PASS	CAB	TAB	CATCH THE DATA - START NEXT INST
0173				******	****	****	*****	****	********	***********
0174	20140	300	012447	X5*	JSB				INDIRECT	GET OPERAND ADDR FROM INSTR + 1
0175	20141	010	036752			MESP				SWITCH MAP STATE
0176	20142	210	002036		WRTE	MPCK	PASS	TAB	CAB	
0177	20143	010	022447				PASS	MEU	MEU	RESET MAP STATE
0178	20144	227	174700		READ	RTN	INC	PNM	Р	START NEXT INST READ - EXIT
0179				******	* * * * *	****	* * * * *	* * * * *	*******	***********
0180	20145	300	v12447	XC*	JSB				INDIRECT	GET OPERAND ADDR FROM INSIR + 1
0181	20146	010	002512			MESP	PASS	L	CAB	L := A/B; SET ALTERNATE MAP
0182	20147	227	132747		READ		INC		М	GET REAL OPERAND
0183	20150	007	174712			MESP	INC	PNM	P	P := INSTR + 1; RESET MAP
0184	20151	234	100747		READ		XOR		TAB	COMPARE A/B WITH MEMORY
0185	20152	360	000002		PIN	CNDX	ALZ			RTN-DON'T SKIP IF EQUAL
0186	20153	227	174700		PEAD	RTN	INC	PNM	Р	P := INSTR + 2; RETURN
0187				******	****	****	* * * * *	* * * * *	********	*********
0188	20154	344	016507	LF*	IMM		HIGH	L	%0 07	L := 0000011111111111
0189	20155	232	003147		READ		AND	S 4	CAB	S4 := A/B(10-0) BEWARE THE READ
	20156		022447				PASS	MEU	MEH	SEND "FENCE" DIRECTIVE
	20157	010	046440			KTN	PASS	MEU	S4	MEM FENCE := S4
0192				*******	****	****	****	****	********	*********

PAGE 0010 RTE MICRO-ASSEMBLER REV.A 760818

0194		*				
0195		*				
0196		*				
0197		*				
0198		*				
0199		******	********		********	***********
0200 20160	345 001147	DJP	IMM	HIGH S4	%100	S4 := 0100000011111111
0201 20161	324 007247	001	JMP	71311 01	J₽*	01 1- 01/000/01/11(111
0202	324 007247	*	0111			
0203 20162	345 005147	SJP	IMM	HIGH S4	%102	S4 := 0100001011111111
0204 20163	324 007247	30F	JMP	nion 54	JP*	54 0190001011111111
0204 20103	324 007247	*	OHE		01.	
0205	345 007147	U.JP	IMM	H1GH S4	%103	S4 := 0100001111111111
0200 20164	230 036747	JP*	READ	nigh 54	3103	34 0100001111111111
0207 20165	300 012477	JFT	JSB 10FF		INDIRECT	GET OPERAND ADDR FRUM INSTR + 1
0209 20167	010 046447	JMPSTAT	036 1017	PASS MEU	S4	MEM STATUS IS SET HERE
0210 20170	227 133736	JMFSIAI	READ MPCK	INC P	M .	CHECK TAPGET : START INST READ
0210 20170	010 036740			INC P		
	010 030740		RTN			RETURN
0212		*******	********	********	********	**********
0212 0213 20172	345 001147	******** vJS	IMM	********* H1GH S4	******** %100	
0212 0213 20172 0214 20173		υJS	********	********* H1GH S4	********* %100 JS*	**********
0212 0213 20172 0214 20173 0215	345 001147 324 007747	ນ J S *	**************************************		JS*	**************************************
0212 0213 20172 0214 20173 0215 0216 20174	345 001147 324 007747 345 005147	υJS	**************************************	********* H1GH S4 HIGH S4	JS* %102	**********
0212 0213 20172 0214 20173 0215 0216 20174 0217 20175	345 001147 324 007747	vJS * sJS	**************************************		JS*	**************************************
0212 0213 20172 0214 20173 0215 0216 20174 0217 20175 0218	345 001147 324 007747 345 005147 324 007747	DJS * SJS *	**************************************	HIGH S4	JS* %102 JS*	**************************************
0212 0213 20172 0214 20173 0215 0216 20174 0217 20175 0218 0219 20176	345 001147 324 007747 345 005147 324 007747 345 007147	# \$J\$ * UJ\$	**************************************		JS* %102	**************************************
0212 0213 20172 0214 20173 0215 0216 20174 0217 20175 0218 0219 20176 0220 20177	345 001147 324 007747 345 005147 324 007747 345 007147 230 036747	DJS * SJS *	IMM JMP IMM JMP IMM READ	HIGH S4	JS* %102 JS* %103	**************************************
0212 0213 20172 0214 20173 0215 0216 20174 0217 20175 0218 0219 20176 0220 20177 0221 20200	345 001147 324 007747 345 005147 324 007747 345 007147 230 036747 300 012477	# \$J\$ * UJ\$	**************************************	HIGH S4	JS* %102 JS* %103 INDIRECT	**************************************
0212 0213 20172 0214 20173 0215 0216 20174 0217 20175 0218 0219 20176 0220 20177 0221 20200 0222 20201	345 001147 324 007747 345 005147 324 007747 345 007147 230 036747 300 012477 010 046447	# \$J\$ * UJ\$	IMM JMP IMM JMP IHM READ JSB IOFF	HIGH S4 HIGH S4 PASS MEU	JS* %102 JS* %103 INDIRECT S4	**************************************
0212 0213 20172 0214 20173 0215 0216 20174 0217 20175 0218 0219 20176 0220 20177 0221 20200 0222 20201 0223 20202	345 001147 324 007747 345 005147 324 007747 345 007147 230 036747 300 012477 010 046447 210 074036	# \$J\$ * UJ\$	IMM JMP IMM JMP IMM READ	HIGH S4 HIGH S4 PASS MEU	JS* *102 JS* *103 INDIRECT \$4	**************************************
0212 0213 20172 0214 20173 0215 0216 20174 0217 20175 0218 0219 20176 0220 20177 0221 20200 0222 20201 0223 20202 0224 20203	345 001147 324 007747 345 005147 324 007747 345 007147 230 036747 300 012477 010 046447 210 074036 007 133707	vJs * sJs * vJs Js*	IMM JMP IMM JMP IMM READ JSB IOFF WRIE MPCK	HIGH S4 HIGH S4 PASS MEU PASS TAB INC P	JS* *102 JS* *103 INDIRECT S4 P	**************************************
0212 0213 20172 0214 20173 0215 0216 20174 0217 20175 0218 0219 20176 0220 20177 0221 20200 0222 20201 0223 20202	345 001147 324 007747 345 005147 324 007747 345 007147 230 036747 300 012477 010 046447 210 074036	UJS * SJS * UJS JS*	IMM JMP IMM JMP IHM READ JSB IOFF	HIGH S4 HIGH S4 PASS MEU PASS TAB INC P INC PNM	JS* *102 JS* *103 INDIRECT \$4	**************************************

PAGE 0011 RTE MICRO-ASSEMBLER REV.A 760818

0228			*						
0229			:						
0230			•						
0231			•						
0232			*						
0233									**********
0234 20		4 000512	MBF	IMM	MESP	HIGH	L	% 000	L := 00000000111111111; SET ALT MA
0235 20		4 012507	WHT	JSB				BYTEADJ	ADJUST FOR FULL WORD PROCESSING
0236 20		4 013107		JSB				X.LOOP-1	MOVE BYTES IN PAIRS
0237 20		0 070747				PASS		X	ALU FLAGS := X CONDITIONS
0238 20		0 052242		JMP	CNDX		RJS	B.RESET	TEST FOR INTERRUPTED MOVE
0239 20		4 052302		JMP	CNDX	FLAG	RJS	B.RESET+1	
0240 20		0 036747		READ					DUMMY READ FOR DCPC
0241 20		0 026752			MESP			CNTH	ALO := IR(0); SET ALTERNATE MAP
0242 20		1 110742		JMP	CNDX			*+2	TEST FOR MBF INSTRUCTION
0243 20	0216 34	4 000512		IMM	MESP	HIGH	L	* 000	L := 0000000011111111; SET ALT MA
0244 20		0 006647		READ		PASS	M	A	M := SUURCE ADDRESS
0245 20	0220 01	0 006162			L1	PASS	Α	A	FURM BYTE ADDRESS IN A
0246 20	0221 01	4 001152			MESP	SANL	S4	TAB	S4 := AAAAAAAA00000000
0247 20	0222 32	4 011607		JMP				MB*	
0248			*******	*****	*****	*****	****	********	***********
0249 20	223 34	4 000512	MBW	IMM	MESP	HIGH	L	% 000	SET THE OPPOSITE MAP L := BYTE MA
0250 20	0224 30	4 012507		JSB				BYTEADJ	ADJUST FOR FULLWORD PROCESSING
0251 20	0225 30	4 013747		JSB				W.LOOP-1	MOVE BYTES IN PAIRS
0252 20	0226 01	0 070752			MESP	PASS		X	ALU := X; SELECT ALTERNATE MAP
0253 20	227 32	0 052242		JMP	CNDX	ALZ	RJS	B.RESET	TEST FOR INTERRUPTED MOVE
0254 20	0230 33	4 052302		JMP	CNDX	FLAG	RJS	B.RESET+1	TEST FOR NO ODD BYTE
0255 20	0231 23	0 006647		READ		PASS	M	A	M := SUURCE ADDRESS
0256 20	0232 01	0 006162			L1	PASS		A	FORM BYTE ADDRESS IN A
0257 20	0233 01	4 001147				SANL	S4	TAB	S4 := AAAAAAAA0000000
0258			*						
0259 20	0234 23	0 010647	MB*	READ		PASS	M	В	M := DESTINATION ADDRESS
0260 20	0235 01	0 010222			L1	PASS	В	В	FORM BYTE ADDRESS IN B
0261 20		2 000507				AND	L	TAB	L := 00000000BBBBBBBBB
0262 20		0 147147				IOR	S4	54	S4 := AAAAAAABBBBBBBBB
0263 20		0 046036		WRTE	MPCK	-		S4	WRITE DATA INTO DESTINATION
0264 20		7 106147		_		INC	A	A	A := A + 1
0265 20		0 022447				PASS	MEU	MEU	RESET SELECTED MAP
0266 20		7 110207				INC	В	В	B := B + 1
0267 20		7 144700		READ	RTN	INC	PNM	S3	
0268			******				_		*********
0269 20	0245 15	0 071622	B.RESET	LWF	L1	PASS		X	RESET X IN BYTES
0270 20		0 022447	011111001			PASS		MEU	RESET SELECTED MAP
0271 20		7 144707		READ		INC	PNM	S3	EXIT
0272 20		0 006162			L1	PASS		A	RESET A FOR EVEN BYTE ADDRESS
0273 20		0 010222		RTN	L1	PASS		В	RESET B FOR EVEN BYTE ADDRESS
0274	0231 37	0 010222	******			*****			******************************
0275 20	0252 01	0 033116	BYTEADJ			PASS		м	SAVE M FOR NEXT INST FETCH
0276 20		0 006164	DITEMPO		R1	PASS		A	A := SOURCE WORD ADDRESS
0276 20		0 010224			R1	PASS		B	B := DESTINATION WORD ADDRESS
0277 20		0 071624		LWE	R1	PASS		X	X := WORD COUNT. FLAG := ODD BYTE
		0 071624			V. T	PASS	^	x	SET ALU FLAGS FOR TESTING X
0279 20	0230 3/	0 0/0/4/		RTN		PROS		^	DEL MON LOW DESITION Y

```
0281
0282
0283
0284
0285
0286
0287 20257
            010 036752
                                                                  FLIP THE MAP SO IT WILL COME OUT
0288 20260
            010 033107
                                             PASS S3
                                                                  SAVE M FOR NEXT INST
0289 20261
            010 070747
                                             PASS
                                                        X
                                                                  ALU FLAGS := X CONDITIONS
0290 20262
            320 014502
                                   JMP
                                        CNDX ALZ
                                                        Mw*
                                                                   TEST FOR X=0
0291 20263
            230 006647
                         X.LOOP
                                   READ
                                             PASS M
                                                        Α
                                                                  READ SOURCE WORD
                                             INC A
0292 20264
            007 106147
                                                                   INCR. SOURCE ADDR.; SWITCH MAPS
0293 20265
            007 110652
                                        MESP
                                             INC
                                                  M
                                                        R
                                                                  M.P. CHECK, M := DEST ADDR
0294 20266
            010 001147
                                             PASS S4
                                                        TAB
                                                                  S4 := DATA
0295 20267
                                   WRTE MPCK PASS TAB
                                                                  WRITE DATA INTO DESTINATION
            210 046036
                                                        S4
0296 20270
            007 110207
                                             INC
                                                  н
                                                        В
                                                                  INCREMENT DESTINATION ADDRESS
                                        MESP DEC
0297 20271
            000 071612
                                                        Х
                                                                  DECREMENT COUNT; SWITCH MAPS
0298 20272
            320 014502
                                                                  TEST IF MOVE COMPLETE
                                   JMP
                                        CNDX ALZ
                                                        MW *
0299 20273
            335 013142
                                   JMP
                                                        X.LOOP
                                        CNDX NINT
                                                                  TEST FOR NO INTERRUPT
0300 20274
                                   JMP
            324 014447
                                                        MWINT
0301
                                                        ****
0302 20275
            010 033107
                         MWW
                                             PASS S3
                                                        М
                                                                  SAVE M FOR NEXT INST FETCH
0303 20276
            010 070752
                                        MESP PASS
                                                                   SET ALTERNATE MAP; T-BUS := X
                                                        X
0304 20277
            320 014502
                                   JMP
                                        CNDX ALZ
                                                        Mw*
                                                                   TEST FOR X=0
0305 20300
            230 006647
                         W.LOOP
                                   READ
                                             PASS M
                                                                   READ SOUPCE WORD
0306 20301
            007 106147
                                                                   INCREMENT SOURCE ADDRESS
                                             INC
0307 20302
            010 001147
                                             PASS S4
                                                        TAB
                                                                  S4 := DATA
            010 010647
0308 20303
                                             PASS M
                                                                   M.P.CHECK; M := DEST ADDRESS
                                   WRTE MPCK PASS TAB
0309 20304
            210 046036
                                                                   WRITE DATA INTO DESTINATION
                                                        S4
0310 20305
            007 110207
                                                                   INCREMENT DESTINATION ADDRESS
                                             INC
0311 20306
            000 071607
                                                                   DECREMENT COUNT
                                             DEC
0312 20307
            320 014502
                                   JMP
                                        CNDX
                                             ALZ
                                                        MW*
                                                                   TEST IF MOVE COMPLETE
0313 20310
            335 014002
                                   JMP
                                        CNDX
                                             NINT
                                                        W.LOOP
                                                                   TEST FOR NO INTERRUPT
0314 20311
            000 045107
                         AWINI
                                             DEC S3
                                                        S3
                                                                   SET P COUNTER FOR INTERUPT EXIT
0315 20312
            010 022447
                         MW*
                                             PASS MEU
                                                        METT
                                                                   RESET SELECTED MAP; RETURN
0316 20313
            227 144700
                                   READ RIN
                                             INC
                                                  PNM
                                                        S3
                                                                   START INST FETCH; EXIT
0317
```

PAGE 0013 RTE MICRO-ASSEMBLER REV.A 760818

```
0319
0320
0321
0322
0323
0324
                                  *****
                                                       ********
0325 20314
            357 077147
                         SY*
                                  IMM
                                             CMHI S4
                                                        %337
                                                                  S4 := 0010000000000000
0326 20315
            324 015307
                                  JMP
                                                        MAPMOVE
0327
                                                        *******
0328 20316
            355 175164
                         PA*
                                  IMM
                                       R1
                                             CMHI S4
                                                        %176
                                                                  S4 := 0100000010000000
0329 20317
            010 047164
                                        R1
                                             PASS S4
                                                                  S4 := 0010000001000000
                                                        54
0330 20320
            324 015307
                                  JMP
                                                        MAPMOVE
0331
                                                        ******
0332 20321
            342 077147
                         PB*
                                  IMM
                                             LOW S4
                                                        %237
                                                                  S4 := 1111111110011111
0333 20322
            324 015207
                                                                  L := 1101111111111111
                                  JMP
                                                        US*+1
0334
                                                                  S4 := 0010000001100000
0335
                                             *******
                                                                  *****************
                                             1.0W S4
0336 20323
            343 077147
                         US*
                                   IMM
                                                        %337
                                                                  S4 := 111111111111111111
0337 20324
            347 076507
                                             HIGH L
                                                                  L := 11011111111111111
                                   IMM
                                                        %337
0338 20325
            014 147147
                                             XOR S4
                                                        S4
                                                                  S4 := 0010000000100000
0339 20326
            230 033107
                         MAPMUVE
                                  READ
                                             PASS S3
                                                                  S3 := M - DUMMY READ
0340 20327
            010 046447
                                             PASS MEU
                                                        S 4
                                                                  MEM ADDR REG := 54
0341 20330
            340 100547
                                   IMM
                                             LOW CNTR
                                                        32
                                                                       := 32
0342 20331
            010 003707
                                             PASS P
                                                        CAB
                                                                  P := A/B
0343 20332
            327 116042
                                   JMP
                                       CNDX AL15
                                                        MELUOP5
                                                                  AL15=1 => READ MAPS
0344
0345 20333
            227 174725
                         MELOUP4
                                  READ DONT INC
                                                 PNM
                                                        р
                                                                  READ NEXT WORD; P := P + 1
0346 20334
            230 001207
                                  READ
                                             PASS S5
                                                        TAB
                                                                  S5 := MAP DATA - DUMMY READ
0347 20335
            010 074047
                                                                  A OR B := P
                                             PASS CAB
                                                        Þ
                                        MESP PASS MEU
0348 20336
            010 050452
                                                                  MAP REG := DATA
                                                        S5
            326 155542
0349 20337
                                   JMP
                                       CNDX CNT8 RJS
                                                        MELOOP4
                                                                  LOOP FOR 32X
            227 144700
0350 20340
                                  READ RTN
                                             INC
                                                  PNM
                                                        S3
                                                                  P := INSTR + 1
0351
0352 20341
            227 174725
                         MELOOP5
                                  READ DONT INC
                                                                  DEC CNTR P := P + 1 -DUMMY READ
0353 20342
            010 074047
                                                        Ρ
                                             PASS CAB
                                                                  A OR B := P
0354 20343
            010 023212
                                        MESP PASS S5
                                                        MEU
                                                                  S5 := MAP DATA
0355 20344
            210 050036
                                   WRTE MPCK PASS TAB
                                                                  WRITE DATA INTO TABLE
                                                        S5
                                   JMP
            326 156042
0356 20345
                                       CNDX CNT8 RJS
                                                        MELGOP5
                                                                  LOOP FOR 32X
0357 20346
            227 144700
                                   READ RTN
                                             INC
                                                        S3
                                                                     := INSTR + 1
0358
```


Appendix G

PAGE 0014 RTE MICRO-ASSEMBLER REV.A 760818


```
0360
0361
0362
0363
0364
0365
0366 20347
0367 20350
            300 012447
                                                         INDIRECT GET OPERAND ADDR FROM INSTR + 1
             010 022447
                                              PASS MEU
                                                         MEU
                                                                    SEND "STATUS" DIRECTIVE
0368 20351
             010 023007
                                              PASS S1
                                                         MEU
                                                                    WRITE STATUS WORD INTO MEMORY
0369 20352
             210 040036
                                    WRTE MPCK PASS TAB
                                                         S1
0370 20353
            324 010207
                                   JMP
                                                         JS*EXIT
0371
                                  ************
                                                         0372 20354
             300 012477
                          JRS
                                   JSB IOFF
                                                         INDIRECT GET OPERAND ADDR FROM INSTR + 1
0373 20355
             150 001222
                                   LWF
                                         L 1
                                              PASS S5
                                                         TAB
                                                                    FLAG := STAT(15); S5(15) := STAT(
0374 20356
0375 20357
             345 007147
                                    IMM
                                              HIGH S4
                                                         %103
                                                                    54 := 0100001111111111
             220 074707
                                    READ
                                              DEC PNM
                                                         P
                                                                    SET M FOR SECOND OPERAND; SET P FO
0376 20360
0377 20361
                                                                    SET COUNTER FOR MAXIMUM INDIRECTS
                                    IMM ION LOW CNTR 903B
             340 006543
                          OPGET
                                   READ DENT PASS M
             230 000665
                                                         TAB
                                                                    M := T/A/B; DECREMENT INDIRECT CN
                                                                   TEST FOR MORE INDIRECT LEVELS CONTINUE IF IND. LEVEL <= 3
0378 20362
             327 157342
                                         CNDX AL15 RJS
                                                         ON.OFF
                                    JMP
0379 20363
             326 157042
                                    JMP
                                         CNDX CNT8 RJS
                                                         *-2
0380 20364
             230 036747
                                    READ
0381 20365
             323 157002
                                    JMP
                                        CNDX HOI RJS
                                                         OPGET
                                                                    TEST FOR HALT OR INTERRUPT
0382 20366
             320 000307
                                    JMP
                                                                    INTERRUPT IS PENDING
                                                         HORI
0383 20367
                                                                    TEST IF MEM WAS ON
             334 017442
                          ON.OFF
                                    JMP
                                         CNDX FLAG
                                                         SY.USR
                                                                    IF OFF, S4 := 01000001111111111
AL15 := STAT(14) -DUMMY READ
             345 003147
0384 20370
                                    IMM
                                              HIGH S4
                                                         %101
0385 20371
             230 050747
                          SY.USR
                                    READ
                                              PASS
                                                         S5
0386 20372
             327 107342
                                    JMP
                                                         JMPSTAT
                                         CNDX AL15
                                                                    TEST STAT(14) FOR USER SELECTED
                                                                    IF SYS, L := 01000010111111111
THEN 54 := 010000X0111111111
0387 20373
             345 004507
                                    IMM
                                              HIGH L
                                                         %102
0388 20374
             232 047147
                                    READ
                                              AND S4
0389 20375
             324 007347
                                    JMP
                                                         JMPSTAT
                                                                    SET STATUS OF MEM; ALSO SET P
0390
                          *********
0391
                                    END
```


END OF PASS 2: NO ERRORS


Appendix H FUNCTIONAL BLOCK DIAGRAM



HP 21MX E-Series Computer Functional Block Diagram (Sheet 1 of 2)













2. ACCESSORIES SHOWN IN LIGHT DASHED LINES

HP 21MX E-Series Computer Functional Block Diagram (Sheet 2 of 2)









This index provides an alphabetically arranged list of subjects for the entire manual. The subjects are referenced by paragraph numbers.

A

Abbreviations, Appendix A
Address Field, 8-17
ALGN Psuedo-Microinstruction, 8-21
Analysis Method, 1-2
Arithmetic/Logic Operations, 5-9
Arithmetic/Logic Section, 2-3
Assembler Interface Program, 14-3, 14-4
Assembler Procedure, 6-8

\mathbf{B}

Base Set Listing, Appendix G
Base Set, Operation, 2-14
Binary structures, 4-1, Appendix C
Block Diagram, Appendix H
Block I/O Address/Data Burst Input, 13-3
Block I/O Byte Packing Burst Input, 13-2
Block I/O Data Transfers, 13-1
Block I/O Word Burst Output, 13-14
Branches, Control Memory, 5-10

C

Calling Microprograms from FORTRAN, 6-15
CM/Main Memory Linkage, 6-10
CNTR Micro-Order, 7-11
Comment Field, 8-18
Computer Functions, 2-1, 2-10
Conditional and Invalid Operations, 7-5
Considerations, Section 7
Control Memory, 2-3
Map, 2-13
Mapping Method, 6-1
Control Processor Block Diagram, 2-2
Control Processor, 2-2, 2-15
Controllable Functions, 2-1

\mathbf{D}

Definitions and Timing Points, 2-11 DEF Pseudo-Microinstruction, 8-24 DMS Considerations, 7-33 DMS Listing, Appendix G Driver DVR36, 3-7 Dual Channel Port Controller, 2-9, 7-21 DVR36 and WLOAD Use Summary, 11-1 Dynamic Mapping System, 2-8

\mathbf{E}

Environment, 3-1 END Pseudo-Microinstruction, 8-22 EQU Pseudo-Microinstruction, 8-23 Error Messages, 9-10, 10-17, 12-5 Execution, 2-17 Examples, Section 14

\mathbf{F}

Fetching, 2-16 Fields, 8-4 Freeze, 5-6 FTCH Micro-Order, 7-14, Appendix C

\mathbf{G}

General Tape Format, 12-2 Guidelines for Writing Loaders, 7-34

Н

HP 21MX E-Series Microinstructions, 8-14

I

IAK Considerations, 7-19 INCI Considerations, 7-16 Indirect Reference Resolution, 6-9 Initialize Phase, 12-2 Input/Output Section, 2-5 Interrupt Handling, 7-29 I/O Instructions, Microprogrammed, 7-30 Control, 7-25 Input, 7-27 Micro-Order Summary, 7-32 Operations, 5-11 Output, 7-26 Signal Generation, 7-24 I/O Special Techniques, 7-31 IOFF Considerations, 7-20 IOG Considerations, 7-18 IRCM Considerations, 7-15

\mathbf{L}

Label Field, 8-15

M	Related Products, 1-5
	Support Software, 3-3
Magnitude Tests, 7-12	Techniques, 7-6
Main Memory Operations, 5-12	MIC Pseudo-Instruction, 6-12
Main Memory Procedures, 6-11	MIC Use Example, 6-14
Main Memory Section, 2-4	Modified Privileged Driver, 14-4
Main Memory/Control Memory Linkage, 6-7	Module Selection, Appendix C
Manual/Software Reference, Preface, 3-2,	MPCK Use, 7-4
Mapping Details, 6-1, Appendix C	MPP Hardware Interface, 13-6
MDE Calling, 10-19	MPP Microprogram, 13-7
Commands, 10-2	MPP Signal Summary, 13-6
Messages, 10-17	Mil Digital Sammary, 10 0
Operator Command Syntax, 10-1	
Restrictions, 10-18	
Scheduling, 10-1, 10-13	0
Sequence of Operations, 10-19	
	Object Microcode, Appendix B
Memory Protect Considerations, 7-13	Object Tape Formats, Appendix E
Memory Protect, 2-7	ONES and ZERO Pseudo-Microinstructions, 8-25
Memory Protection Relation to I/O, 7-28	Operational Overview, 2-15
Microinstruction, 4-1	Operator Panel, 2-6
Formats, Appendix B	ORG Psuedo-Microinstruction, 8-20
Micro-Order Comparison Summary, Appendix F	Overall Block Diagram, 2-3, Appendix H
Micro-Order Definitions, 4-7	Overall Timing, 5-7
Micro-Orders, 8-16	Overflow, 7-9
Microassembler, 8-1, 9-1	,
Cross-Reference Generator, 3-5	
Formats, 4-2	P
\$CODE Command, 8-10	Γ
\$LIST and \$NOLIST Commands, 8-12	Description Assessed C.O.
\$PAGE Command, 8-11	Parameter Accessing, 6-9
\$PUNCH and \$NOPUNCH, 8-13	Parameter Assignment Example, 6-13
Assembly Command MIC, 8-9	Parameter Passing, 6-8
Binary Object Code, 9-4	Pause, 5-5
Control Commands, 8-8	P-Interval, 5-2, 5-5
Description, 8-6	Planning, 8-2
Error Messages, 9-10	Preparatory Steps, 3-1, 3-10
Execution command, 9-2	pROM Hardware, 12-6
Informative Messages, 9-9	pROM Tape Generator, 3-9, 12-1
Listing Output, 9-5	Pseudo-Microinstructions, 8-19
Messages, 9-8	Punch Phase, 12-3
Output, 9-3	
Planning and Preparation, 8-1	
	R
Preliminary Information, 8-3	
Rules, 8-7	Read Operation Examples, 5-13, 7-2
Symbol Table Output, 9-6	Read and Write Considerations, 7-1
Using Cross Reference Generator, 9-7	Reserved UIG Codes, 6-4
Microcycle Estimating Flowchart, 5-7	RTE Microassembler, 3-4, Sections 8, 9
Microinstruction Binary Structures, 4-1	RTE Microdebug Editor, 3-4, Section 30
Microinstruction Formats, Appendix B	KIE Microdebug Editor, 5-6, Section 10
Microprogram Entry, 8-5	
Microprogrammable Processor Port, 13-5	
Microprogrammed I/O Operation, 14-10	\mathbf{S}
I/O, 7-22	
Solution, 14-16	Sample Privileged Driver, 14-4
Sort, 14-25	Shell Sort Assembler Program, 14-3
Microprogramming Accessories, 2-18	Shell Sort Example, 14-3
Concept, 1-1	Short/Long Microcycles, 5-4
Execution, 1-4	Software Entry Point Assignments, 6-2
Form, Appendix D	Special Use Micro-Orders, Appendix C
Hardware, 3-2, 12-6	Specialized Microprogramming, Appendix C
Overview, 1-1	Summary 1-6, 2-19, 4-8, 5-15, 6-16, 7-35, 8-26, 13-8
Process, 1-3	Synchronizing with I/O, 7-23
,	• ,

\mathbf{T}

Test Program, 14-3 Timing Calculations, 5-8 Timing Definitions, 5-2 Timing Variables, 5-3 Timing, 5-1 T-Period, 5-2, 5-6

U

UIG Codes, 6-3, 6-5 UIG Decoding, Appendix C Use of PNM, 7-10 Use of SRG1 and SRG2, 7-7 User Area UIG Codes, 6-5 User Instruction Group, 6-3 User's Area Mapping Example, 6-6 Using IAK, 7-19 Using INCI, 7-16 Using IRCM, 7-15 Using MPCK, 7-17 Using the ASG Micro-Order, 7-8

\mathbf{v}

Variable Microcycles with Pause Conditions, 5-8 Vendor Default Formats, 12-1 Verify Phase, 12-4

\mathbf{w}

WCS Hardware, 11-1
WCS Software, 11-2
WCS Support Software, 11-1
WLOAD, 3-8, Section 11
Word Type I, 4-3
Word Type II, 4-4
Word Type III, 4-5
Word Type IV, 4-6
Write Operation Examples, 5-14, 7-3