

HP 1000 E-Series and F-Series Computer Microprogramming Reference Manual



HEWLETT-PACKARD COMPANY 11000 WOLFE ROAD, CUPERTINO, CALIFORNIA, 95014

> Library Index Number 2MICRO.320.02109-90004

Printed: July 1978 Printed in U.S.A.

LIST OF EFFECTIVE PAGES

Changed pages are identified by a change number adjacent to the page number. Changed information is indicated by a vertical line in the outer margin of the page. Original pages do not include a change number and are indicated as change number 0 on this page. Insert latest changed pages and destroy superseded pages.

Change 0 (Original) July 1978

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATER-IAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced or translated to another program language without the prior written consent of Hewlett-Packard Company.

HP Computer Museum www.hpmuseum.net

For research and education purposes only.

Are you looking for a better way to accomplish your applications program tasks? Have you used all the programming methods you can think of to make your library subroutines run as efficiently as possible in your Real Time Executive (RTE) Operating System environment? Maybe its time to look into microprogramming.

Primarily, microprogramming is the use of a discrete language to effect control of a specific computer at the closest possible level without hardware redesign so that you may have the advantage of executing selected main memory programs at the fastest possible rate available in the computer. Some other purposes for microprogramming that may be of interest to you are mentioned in section 1 of this manual.

This manual consists of four parts and eight appendixes that will provide you with the information necessary to prepare and integrate your microprograms into HP 1000 E-Series or F-Series Computers, then execute them when desired. You will find subjects organized as follows:

Part I - Why Microprogramming?

- Program analysis.
- An overview of microprogramming.
- Microprogrammable functions of HP 1000 E-Series and F-Series Computers.

Part II - Microprogramming Methods.

- Microinstruction formats, definitions, and timing.
- Gaining access to your microprogramming area.
- How to prepare microprograms.

Part III Microprogramming Support Software and Hardware.

- How to microassemble and load object microprograms.
- Using microprogramming support software such as the:
 - Microdebug Editor (MDE).
 - Writable Control Store (WCS) I/O Utility Routine (WLOAD) and WCS Real Time Executive (RTE) Driver DVR36.
 - Programmable Read-Only-Memory (pROM) Tape Generator.
- Using pROM hardware facilities.
- Using extra features of the E-Series and F-Series Computers.

Part IV Microprogramming Examples.

Appendixes

- Microprogramming reference material.
- The HP 1000 E-Series Computer base set microprogram listing and F-Series jump tables.

This manual is written for those individuals who have experience as Assembly language programmers and are familiar with Hewlett-Packard RTE Operating Systems.

The documentation map that follows is a diagram of related manuals. Parts II and III of this manual contain additional information about microprogramming support software.

This manual is written for those individuals who have experience as Assembly language programmers and are familiar with Hewlett-Packard RTE Operating Systems.

Parts II and III of this manual contain additional information about microprogramming support software and manuals.

PART I – Why Microprogramming?

Section 1 Microprogramming Concept

Section 2 **Controllable Functions**

PART II – Microprogramming Methods

- Section 3 **Microprogramming Preparation Steps**
- **Microinstruction Formats** Section 4
- **Timing Considerations** Section 5

- Mapping to the User's Microprogramming Area Section 6
- Section 7 **Microprogramming Considerations**
- Preparation with the Microassembler Section 8

PART III – Microprogramming Support Software and Hardware

Section 9	Using the RTE Microassembler
Section 10	Using the RTE Microdebug Editor
Section 11	Writable Control Store (WCS) Support Software
Section 12	Using pROM Generation Support Software and Hardware
Section 13	Using Special Facilities of the Computer
PART IV – Microp	programming Examples
Section 14	Microprograms
APPENDIXES	
Appendix A	Abbreviations and Definitions

Appendix A	
Appendix B	Microinstruction Formats
Appendix C	Micro-Order Summary and Specialized Microprogramming
Appendix D	Microprogramming Form
Appendix E	Object Tape Formats
Appendix F	HP M-Series-to-E-/F-Series Micro-Order Comparison Summary
Appendix G	HP 1000 E-Series Computer Base Set Microprogram Listing and F-Series Jump Tables
Appendix H	Functional Block Diagram
Index	

.....

CONTENTS

Section	Page
Preface	iii

PART I - WHY MICROPROGRAMMING?

	Page
MICROPROGRAMMING CONCEPT	
Microprogramming Overview	. 1-2
Selecting an Analysis Method	
The Microprogramming Process	
Executing Your Microprogram	
Some Microprogramming Related Products	
Summary	
Section 2	Page
CONTROLLABLE FUNCTIONS	U
Computer Functions that Can Be Controlled	. 2-1
Control Processor	
Arithmetic/Logic Section	
Main Memory Section	
Input/Output Section	
Operator Panel	
operator randresses sectors and sectors an	
Memory Protect	

PART II — MICROPROGRAMMING METHODS

Section 3	Page
MICROPROGRAMMING PREPARATION	_
STEPS	
Environment	. 3-1
Microprogramming Hardware	. 3-1
Microprogramming Support Software	
The RTE Microassembler	. 3-3
Microassembler Cross-Reference Generator	
RTE Microdebug Editor	. 3-3
Driver DVR36	
WLOAD	
Loading the Microprogramming Support	
Software	. 3-4

pROM Tape Generator		 	 •	 		•	 	5
Preparatory Steps	 	 •••		 ••	• •	•	 3-8	5

Section 4 MICROINSTRUCTION FORMATS	Page
Microinstruction Binary Structures	4-1
Microassembler Formats	4-5
Word Type I	4-6
Word Type II	4-6
Word Type III	4-6
Word Type IV	4-9
Micro-Order Definitions	
Summary	4-10

Section 5	Page
TIMING CONSIDERATIONS	_
Computer Sections Involved in Timing	5-1
Review and Expansion of Timing Definitions	
and Terms	5-2
Timing Variables	5-3
Short/Long Microcycles	5-3
Pause	5-4
Freeze	5-5
Overall Timing	5-7
Timing Calculations	5-8
Arithmetic/Logic Section Operations	. 5-10
Control Memory Branches	. 5-13
I/O Operations	. 5-13
Main Memory Operations	. 5-14
Reading from Memory	. 5-14
Writing to Memory	. 5-15
Summary	. 5-17

CONTENTS (continued)

Page

Section 7 MICROPROGRAMMING CONSIDERATIONS

CONSIDERATIONS	
Read and Write Considerations	1
Typical Read Operations	1
Typical Write Operations7-1	1
Use of MPCK	7
Conditional and Invalid Operations	
Some Microprogramming Techniques	
The Use of SRG1 and SRG2	3
Using the ASG Micro-Order7-10	
Setting and Clearing Overflow	
The Use of PNM	
The CNTR Micro-Order	2
Magnitude Tests	
Memory Protect Considerations	4
The FTCH Micro-Order	5
IRCM	5
INCI	5
MPCK	6
The IOG Micro-Order	6
IAK	
The IOFF Micro-Order	6
Dual Channel Port Controller Considerations 7-17	7
Microprogrammed I/O	7
Synchronizing With the I/O Section	7
I/O Section Signal Generation	8
I/O Control	0
I/O Output	
I/O Input	
Memory Protect in Relation to I/O	1
Interrupt Handling	1
Forming and Executing Microprogrammed	
I/O Instructions	
Special I/O Techniques	
I/O Micro-order Summary	
Dynamic Mapping System Considerations	
Guidelines for Writing Loaders	
Summary	0
Section 8 Pag	e
PREPARATION WITH THE	
MICROASSEMBLER	
Planning and Preparation8-	1
Planning	
Preliminary Information8-2	
Field Template8-2	2
Microprogram Entry 8-3	3
The Microassembler	3
Microassembler Rules8-	

\$PUNCH and \$NOPUNCH8-5
HP 1000 E-Series
F-Series Microinstructions
The Label Field8-7
Micro-Orders
Address Fields
Comment Field8-8
Pseudo-Microinstructions8-8
The ORG Pseudo-Microinstruction
ALGN
The END Pseudo-Microinstruction
EQU
DEF
The ONES and ZERO Pseudo-
Microinstruction
Summary

PART III — MICROPROGRAMMING SUPPORT SOFTWARE AND HARDWARE

Section 9 Page
USING THE RTE MICROASSEMBLER
Using the Microassembler
Execution Command
The Microassembler Output
Binary Object Code
Microassembler Listing Output
Symbol Table Output
Using the Cross-Reference Generator
Messages
Informative Messages
Error Messages
Section 10 Page
USING THE RTE MICRODEBUG EDITOR
Scheduling MDE 10-2
MDE Commands 10-3
??Command 10-4
EXit Command
DUmp Command 10-4
LoaD Command 10-4
LU Command 10-5
DElete Command10-5
REplace Command 10-6
SHow Command 10-7
BReakpoint Command 10-7
CLear Command 10-9
LoCate Command 10-9
PaRameters Command 10-9
RUn Command
SEt Command 10-11
Messages 10-13
Restrictions on Using the Microdebug Editor 10-15
Calling MDE 10-15

CONTENTS (continued)



Section 11 Page WRITABLE CONTROL STORE (WCS) SUPPORT SOFTWARE
WCS Hardware 11-1 WCS Software 11-2
Section 12 Page USING pROM GENERATION SUPPORT SOFTWARE AND HARDWARE
Using the pROM Tape Generator
Initialize Phase
Punch Phase
Verify Phase
pROM Tape Generator Error Messages12-7
pROM Hardware
Section 13 Page
USING SPECIAL FACILITIES OF THE
COMPUTER
Block I/O Data Transfers
Block I/O Byte Packing Burst Input
Microprogram
Block I/O Address/Data Burst Input
Microprogram
Block I/O Word Burst Output Microprogram 13-6
Microprogrammable Processor Port
Hardware Interface13-7
MPP & MB10 Considerations
MPP Microprogram (E-Series Only)
Summary of MPP Transfer Rates
Hardware Floating Point Processor
(F-Series Only)
Controllable Functions
Data Formats 13-12
FPP Instruction Word Format
Exponent Format
FPP Operation13-14
Operand Source
Operand Length 13-14
Data Operations13-14
Fix and Float Operations
Accumulator Operations 13-15
MPP Micro-Orders 13-15
FPP Instruction Store 13-15
FPP Addressing 13-17
Instruction Execution
Operand to FPP 13-17
Result to CPU
MPP1 Micro-Order Considerations
FPP Complete Test
Overflow Detection

MDD Minus Onder Granne 19 10
MPP Micro-Order Summary 13-19
FPP Microprogramming Considerations 13-19
FPP Operation Execution Times
Execution in Progress
Interrupt Considerations
Microprogrammed FPP Operation Example 13-21
Microprogramming the Floating
Point Processor 13-21

PART IV — MICROPROGRAMMING EXAMPLES

Section 14 MICROPROGRAMS	Page
WCS Initialization Microprogramming with MDE Shell Sort Example Microprogrammed I/O Operation Example	. 14-3 . 14-5
APPENDIX A ABBREVIATIONS AND DEFINITIONS	Page
APPENDIX B MICROINSTRUCTION FORMATS	Page B-1
APPENDIX C	Page
MICRO-ORDER SUMMARY AND SPECIALIZED MICROPROGRAMMING	C-1
APPENDIX D	Page
MICROPROGRAMMING FORM	D-1
APPENDIX E	Page
OBJECT TAPE FORMATS	E-1
APPENDIX F	Page
HP 1000 M-SERIES-TO-HP 1000 E/F-SERIES MICRO-ORDER COMPARISON	
SUMMARY	F-1
APPENDIX G	Page
E-SERIES COMPUTER BASE SET MICROPROGRAM LISTING AND F-SERIES	
JUMP TABLES	
APPENDIX H	Page
FUNCTIONAL BLOCK DIAGRAM	H-1
Index	I-1

ILLUSTRATIONS

Title Page	э
Detailed Pause Time Calculation Flowchart	
(Using an HP 2102B Memory as an Example)5-16	3
Overflow Register Control	1
Scheduling MDE (MDEP) 10-16	
Calling MDE (MDES) 10-16	
Interactive Debugging Operations	7
General Tape Format 12-2	2
FPP Overall Functional Block Diagram	1
Floating Point Data Format	2
FPP Instruction Word Format	3
Typical FPP Microprogramming	
Sequence Flowchart 13-16	6
FPP Microprogramming Example Flowchart 13-23	3
Example 3, Microprogrammed Shell Sort	
Flowchart	8
Example 4, Microprogrammed Privileged Section	

TABLES

Title

Computer Functions
Program Partitioning Capabilities
Preparatory Steps 3-6
Manual/Software References
Micro-Order Definitions 4-11
Summary of Timing Factors 5-18
Control Memory User Instruction Group
Software Entry Point Assignments 6-4
Backplane I/O Signal Generation Determined by
IR Bits 11 through 6 7-19
I/O Micro-Order Summary7-26
MEM Signals Invoked by Micro-Orders7-28

Page Title

Special Facilities Hansler Rate Summary 15-10
Overflow and Underflow Ranges 13-13
Summary of FPP Control Micro-orders
FPP Operation Internal Execution Times 13-20

PART I Why Microprogramming?

. `

Section 1 MICROPROGRAMMING CONCEPT

MICROPROGRAMMING CONCEPT

SECTION

Why microprogramming? Because microprograms and microprogramming techniques can be used to. .

- Reduce program execution time. By microprogramming often-used routines you can significantly decrease the program execution time. Large reductions in execution time are enabled because:
 - Many instruction fetches are eliminated.
 - Microinstructions execute (typically) four to ten times faster than Assembler instructions.
 - Multiple operations can occur during a single microinstruction.
 - The microinstruction word width (24 bits) provides a larger instruction repertoire than available with the Assembler word width (16 bits).
 - Many more registers and functions at the microinstruction level are available to you than to the higher level language programmer.
- Implement customized computer instructions. Designing customized instructions (i.e., microprograms) can provide facilities not otherwise readily available. Examples are:
 - Postindexing and/or preindexing.
 - Stack instructions.
 - Special arithmetic instructions (double integer, decimal, etc.).

What types of applications can be microprogrammed?

- Sort routines (e.g., bubble, shell, radix-exchange, and quicksort).
- High-speed or specialized input/output (I/O) transfer operations.
- Table searches (e.g., sequential, binary, and link-list).
- Arithmetic Floating Point Calculations.
- Transcendental functions (e.g., sine, square root, and logarithms).
- Fast Fourier Transform (FFT).

You may also create microprograms to control your own customized hardware. References for microprogrammable algorithms for many of the above applications are given in part IV.

Then why not microprogram everything?

- Microprogramming everything would be an unwieldly and unprofitable project. An analysis should be made to determine those areas that need to be microprogrammed.
- Microprograms are not relocatable in control memory.
- Microprograms run separately from the operating system and, when invoked, are in complete control of the computer. Therefore, if you don't plan carefully, the operating system's peripheral devices, memory, and computer management can be defeated, or even aborted.

Although additional effort is required to become more familiar with the computer in order to write microprograms, the results will be well worth the effort. The following paragraphs outline the considerations involved when you decide to microprogram.

1-1. MICROPROGRAMMING OVERVIEW

What is the first thing to consider? Typically, an application program, or perhaps a library routine running in an RTE environment, may need to have a faster execution speed. This may or may not be obvious in external operation (i.e., waiting time is too long for a line printer output when a certain calculation is performed, terminal response too slow, etc.). Whether the excessive time taken is obvious or not, some method must be used to analyze the programming environment so that you can identify these areas. Three basic methods can be considered to determine which areas of the program (memory) are consuming the most computer time:

- Programming analysis devices may be attached to the computer; this is the most accurate but most expensive method.
- A programmatical analysis method may be used as a middle-of-the-road approach.
- The computer can be checked manually at periodic intervals (i.e., every 10 or 15 seconds) by halting and recording the program counter (P-register) contents. A profile can thus be obtained, and a map of the "busy" areas generated; however, this is a tedious and time-consuming task, but a minimum of material cost is involved.

In summary, it can be seen that the first step is to find out what you're going to microprogram. The point is that if you spend your time microprogramming some seldom-used library routine, you cannot expect to realize a significant gain in software efficiency.

1-2. SELECTING AN ANALYSIS METHOD

The analysis method we'll consider in this manual is a middle-of-the-road approach. That is, an activity profile generation type of program. For example, you can:

- Use an I/O device capable of generating interrupts and cause periodic interrupts to the operating system.
- Reserve a "word block counter" for (as an example) every 500 words of main memory.

Each time the device interrupts, the P-register could be sampled and the count incremented for the associated "word block counter". That is, a record is generated for the program location counter at periodic intervals. This can be done several hundred thousand times and, at the end of the sample period, a percentage of time spent in each area of memory can be obtained. Then. . .

- The load map of the program being analyzed can be examined to determine which part(s) of the program could possibly be microprogrammed to decrease the execution time.
- The resolution for your analysis program could be changed, as could other parameters in the program, to obtain the desired profile.

This is the general idea of how an activity profile generation program could be used. Also, you may want to refer to the *Contributed Library Catalog*, part no. 22999-90040, for programs you may be able to use.

Once your activity profile generation program output is analyzed, it may be found that some specific routines (perhaps library subroutines) are indeed consuming too much computer time. Once the analysis is complete, you're ready to concentrate on a particular area. But remember that:

- The maximum benefit of microprogramming will not be realized by simply imitating the Assembly language instructions in microroutines.
- In order to determine specifically what to microprogram, the computer functions and program intent should be studied before you begin to write your microprogram. The final result will be a microprogrammed solution that executes in much less time and is totally or at least partially transparent.

Now, what steps are necessary to get your microprogram into operation? An overview of the process follows.

1-3. THE MICROPROGRAMMING PROCESS

Figure 1-1 provides an overview of the steps involved in microprogramming and some explanation of the illustration may be helpful:

- After a program analysis has been accomplished, the entry point (address) for the control memory module that you'll be using must be determined.
- The microprogram is then written using the information given in part II of this manual.
- The microprogram source file can be prepared and stored on disc.

Concept

- The microassembler (program MICRO, which can be placed in the RTE system at generation time) is loaded into main memory.
- The microprogram source is then microassembled by MICRO and a listing and an object file can be obtained.
- At this point the Microdebug Editor (program MDEP, which can also placed in the RTE system at generation time) can be loaded into main memory. (The Microdebug Editor may also be called from your programs in the RTE environment by the name MDES.)
- The object microprogram may then be loaded into Writable Control Store (WCS) using the MDE. (Microprograms can also be loaded into WCS using other programs, such as WLOAD.)
- The microprogram can be debugged, edited, and checked out interactively using the MDE and WCS.

NOTE

The HP 13197A Writable Control Store Kit is an integral part of microprogramming. Information on writing microprograms to be stored in WCS is the primary purpose of this manual; however, installation and additional reference information on WCS will be found in the HP 13197A Writable Control Store Reference Manual, part no. 13197-90005. Information on the driver (necessary for operation of WCS in the RTE environment) and on the WCS I/O Utility routine WLOAD is included in the RTE Driver DVR36 for HP 12978A/13197A Writable Control Store Board Programming and Reference Manual, part no. 13197-90001.

The ready-to-run microprogram can be stored in one of two ways:

- It can be left in WCS.
- You can create a permanent microprogram through the use of the pROM Tape Generator microprogramming support software. This software, in turn, can be used to generate several different types of mask tapes that can be used to have Programmable Read Only Memory (pROM's) fused (burned). The pROM's can then be installed on the HP 13304A Firmware Accessory Board (FAB) (attached to the CPU) or on the HP 13047A User Control Store (UCS) Kit (in the I/O card cage).

NOTE

Information on the pROM Tape Generator (as well as on the RTE Microassembler and RTE Microdebug Editor microprogramming support software) is included in this manual. Information you will need for using pROM's can be found in the HP 13304A Firmware Accessory Board Installation and Service Manual, part no. 13304-90001 and the HP 13047A User Control Store Kit Installation and Service Manual, part no. 13047-90001.






Figure 1-1. Microprogramming Implementation Process

Concept

The advantages of executing microprograms from WCS are:

- WCS may be reused for many microprograms.
- WCS may be used to dynamically swap microprograms in and out of the system to suit a variety of users.

The disadvantages are:

- Microprograms in WCS can be destroyed by an errant user of the system.
- When computer power is removed, your microprogram is lost and must be reloaded.
- Each WCS board requires an I/O slot in the computer.

The advantage of fusing (burning) pROM's is:

• The pROM's are permanently fused and the computer will not lose the microprogram when power is removed.

The disadvantage is:

• There is much more involved in changing the microprogram with pROM's than there is with WCS.

1-4. EXECUTING YOUR MICROPROGRAM

If your microprogram is stored in pROM's, it can be executed immediately through User Instruction Group (UIG) instructions (105xxx or 101xxx) that link Assembly language routines to microprograms. The hardware and firmware map each UIG instruction to a unique control memory destination.

If WCS is being used, your microprogram must initially be contained in WCS before execution. Microprograms that reside in WCS execute at the same speed as pROM's. Both WCS and pROM resident microprograms can be used along with the base set in control memory. (The base set is defined as the computer's standard instruction set microprograms.)

Either the WCS I/O Utility routine WLOAD can be used to load WCS (through a call from FORTRAN, ALGOL, or Assembly language) or the MDE can be used to load WCS. The microprogram can then be called for execution from the main program in the same manner as described for a pROM stored microprogram. To summarize, your microprograms (when loaded) can be executed in the following ways:

- Under MDE control.
- By using an Assembly language UIG instruction.
- Through calls from FORTRAN or ALGOL.

Now that you have an overview of the microprogramming process, let's look at some microprogramming products.

1-5. SOME MICROPROGRAMMING RELATED PRODUCTS

Several different products have been mentioned in the previous paragraphs that are directly associated with the microprogramming environment. Figure 1-2 illustrates products that can be used for microprogramming your HP 1000 E- or F-Series Computer.




Figure 1-2. Some Microprogramming Products

1-6. SUMMARY

To effectively create a microprogram, the programmer must be equipped with the following:

- An understanding of what to microprogram.
- An understanding of the computer operation and its architecture.
- Knowledge of the methods used to map to and access control memory.
- Knowledge of the microassembly language and microinstruction field effects.
- Knowledge of the appropriate microprogramming hardware and software products.

One way to obtain this information is to attend the Hewlett-Packard Computer Microprogramming course. The above subjects are all expanded upon in the remaining portions of this manual but remember that *the most important step* you must take first is to find out *what you should microprogram*.

Section 2 CONTROLLABLE FUNCTIONS

CONTROLLABLE FUNCTIONS

SECTION

Now that the "busy areas" of the program have been identified, you are ready to gain some detailed knowledge of the computer that is needed before you read information about the microprogramming language. The following paragraphs describe:

- The hardware functions controlled by microinstructions.
- Aspects of the base set microprogrammed operation that will be important for your microprogramming.
- Enough about Hewlett-Packard products to enable you to take advantage of them (and interface with them) in your own microprogramming.

To implement your own microprograms you will not need to know the computer design to the "gate" level. The information in this book should be entirely sufficient for your needs. The base set discussion will help you to become aware of the existing microprogram's operation. Below is a look at the overall computer followed by details on the registers and other functions.

2-1. COMPUTER FUNCTIONS THAT CAN BE CONTROLLED

Figure 2-1 illustrates the five major sections in the computer. In order of importance, they are the:

- Control Processor.
- Arithmetic/Logic section.
- Main Memory section.
- Input/Output (I/O) section.
- Operator Panel.

Accessories shown in the overall block diagram that are directly associated with microprogramming are the:

- HP 13197A Writable Control Store (WCS).
- HP 13304A Firmware Accessory Board (FAB).
- HP 13047A User Control Store (UCS) Kit.

The important points about these and other accessories will be covered after a look at the "basic" computer.

Functions

2-2. CONTROL PROCESSOR

The Control Processor includes a special control memory (made of ROM, pROM, or WCS), registers, logic, and timing signals required to control all of the other sections of the computer. Notice in figure 2-1 that the base set, FAB, WCS, and UCS are all shown associated with the Control Processor by addressing and microinstruction (bus) lines. The base set (the standard instruction set microprogram) is part of the "basic" computer. The 3.5K microword capacity FAB, 1K microword capacity WCS, and 2K microword capacity UCS are accessories that are extensions of control memory you can use for your microprogramming. WCS also communicates with the I/O section to allow microprograms to be written to and read from main memory. Although some signals for control and loading of WCS are passed through the I/O section, both WCS and UCS are connected by cabling to the rest of control memory in an "OR-tied" fashion so that when executing there is no difference in addressing and microinstruction output. No matter how control memory is physically implemented, it all appears as one large microprogram facility to the Control Processor.

2-3. ARITHMETIC/LOGIC SECTION

The Arithmetic/Logic section of the computer includes most of the hardware required to actually carry out the commands of the microinstructions. It contains all working registers in the Central Processing Unit (CPU) and provides the logic to perform arithmetic and logical operations on data.

NOTE

The CPU consists of not only the Arithmetic/Logic section but the Control Processor and I/O section. These functions are all physically located on the board called the CPU.

2-4. MAIN MEMORY SECTION


All programs and data reside in the Main Memory section consisting of one controller and a set of semiconductor memory modules with which it is designed to operate. The instructions from main memory are all decoded by the Control Processor.

2-5. INPUT/OUTPUT SECTION

The Input/Output (I/O) section serves as an interface between the computer and external devices. The I/O hardware responds either to Control Processor stimuli (for computer-initiated data or control operations) or to device stimuli (for device-signaling attention requests), and hence becomes the active communication link between the computer and peripheral devices.


2-6. OPERATOR PANEL

This is the basic interface between you and the computer. The panel has two registers, several indicators, and many control switches (described in your *Computer Operating and Reference Manual*. The Operator Panel is controlled by base set microroutines. The Operator Panel is also used to route data and command signals through the Microprogrammable Processor Port (MPP) for user designed hardware in E-Series Computers and for the Hardware Floating Point Processor in F-Series Computers.




INSTRUCTIONS AND DATA

Figure 2-1. HP 1000 E- and F-Series Computer Overall Block Diagram



. . . .



NOTE:

DASHED OUTLINES (_____) INDICATE EQUIPME NOT SUPPLIED WITH THE STANDARD COMPUTER.

7115-3A

2-7. MEMORY PROTECT

Memory Protect may interrupt, retain, and report the logical 15-bit address of any instruction that attempts to enter or alter main memory below a programmable fence, execute certain I/O instructions, or execute certain instructions flagged by the Dynamic Mapping System. This accessory will also capture the location of any memory location that may have a parity error. Several circumstances that affect microprogramming in relation to Memory Protect are discussed in part II of this manual.

2-8. DYNAMIC MAPPING SYSTEM

The Memory Expansion Module (MEM) shown in figure 2-1 is part of the HP 13305A Dynamic Mapping System. If installed, the MEM resides (logically) in front of the memory controller and expands the amount of addressable main memory beyond 32K words. The system "windows" a large physical memory down to a logical address space of 32K words. The technique of relating a large physical memory to a logical 32K memory is called "mapping". Since the "maps" involved may be dynamically reloaded, accessibility to the entire physical memory is accomplished. Microprogramming techniques related to the Dynamic Mapping System are discussed in part II of this manual. Note that when the MEM is absent, the M-bus lines are connected directly to main memory.

2-9. DUAL CHANNEL PORT CONTROLLER

The DCPC provides two data paths, software assignable, between main memory and a peripheral device (or devices). High-speed transfers are accomplished in blocks of up to 32K words on an I/O cycle-stealing basis programmatically transparent to the CPU. DCPC microprogramming considerations are also covered in part II of this manual.

2-10. A CLOSER LOOK AT THE FUNCTIONS

In the following paragraphs the computer will be discussed at the level you'll be using to microprogram. Table 2-1 provides you with more detail on functions that can be controlled by microinstructions (and other selected functions) and briefly describes the bus system. You should refer to the detailed block diagram in appendix H when reviewing the table. Once you understand the computer architecture and the effect of micro-orders, you will need only the detailed block diagram and micro-order charts to write microprograms.

	Table 2-1. Computer Functions
FUNCTION	DESCRIPTION
	CONTROL PROCESSOR
Instruction Register (IR)	The Instruction Register (IR) is a 16-bit register that usually contains the Assembly (machine) language instructions for execution. (The lower 8 bits of the IR form the counter.)
Control Memory (CM)	Control Memory (CM) receives a 14-bit address from the Control Mem- ory Address Register (CMAR) and offers the corresponding 24-bit microinstruction word to the Microinstruction Register (MIR).
Jump Tables	This ROM is used to map to a CM address from bits contained in the IR.
Microjump Logic (MJL)	The Microjump Logic (MJL) anticipates if and how the Control Memory Address Register (CMAR) will be loaded for a branch.
Control Memory Address Register (CMAR)	The Control Memory Address Register (CMAR) is a 14-bit register that addresses CM. Addressing will progress sequentially (the CMAR is incre- mented at the beginning of every microcycle) unless a branch or repeat is to occur.
Save Stack	This is a three-level microsubroutine save register. The 14-bit CMAR address is "pushed" onto the stack at the beginning of every micro-subroutine branch (JSB). It is "popped" (with the contents loaded into the CMAR) when a microsubroutine return (RTN) is executed.
	NOTE
	"Pushing" the Save Stack means placing the return address (the address currently in the CMAR) into the Save Stack. "Pop- ping" the stack means placing the return address into the CMAR and removing it from the Save Stack.
Microinstruction Register (MIR)	The Microinstruction Register (MIR) contains the "current" microinstruction (received from CM).
Field Decoders	Timing and control lines are merged with the field decoders to direct the rest of the computer to execute the microinstruction in the MIR.
	ARITHMETIC/LOGIC SECTION
Arithmetic/Logic Unit (ALU)	The Arithmetic/Logic Unit (ALU) implements all arithmetic and logical operations in the CPU under direction of the Control Processor.
L-Register	The L-register provides the second operand for the ALU.
Rotate/Shifter (R/S)	This function performs left and right shifts and rotates.
Overflow and Extend Registers	These are one-bit registers that participate in ALU and shift/rotate operations.
Conditional Flags	Testable conditional flags associated with the ALU and R/S functions include: ALU Bit 0 Set ALU Bit 15 Set ALU Carry Out ALU Ones ALU Zero CPU Eleg

CPU Flag

Table 2-1. Computer Functions

FUNCTION	DESCRIPTION		
ARITHMETIC/LOGIC SECTION (Continued)			
A- and B-Registers	These are the main 16-bit accumulators used for arithmetic, logic, and I/O operations.		
RAM Registers	This block of sixteen 16-bit registers is a Random Access Memory (RAM) used for data manipulation and temporary storage of inter- mediate results. The RAM includes Scratch Registers (S1 through S11), a Stack Pointer register (SP), Index registers (X and Y), the Program Counter (P), and S-register (S).		
Loaders	The CPU includes a standard paper tape loader ROM and a standard disc loader ROM. Also included is space for two optional loader ROM's. Each loader can contain up to sixty-four 16-bit instructions. The Remote Program Load (RPL) configuration switches are associated with the loader ROM's.		
M-Register	The 15-bit M-register holds the logical address of any computer main memory reference. This 15-bit register is loaded from the S-bus and drives the M-bus. The A-Addressable Flip-Flop (AAF) and B-Addressable Flip Flop (BAF) functions are also controlled by the M-register.		
A-Addressable Flip-Flop (AAF) and B-Addressable Flip-Flop (BAF)	These flags determine whether the A-, or B-, or T-register will be used for storing data or directing data to the S-bus. They exist because the A- and B-registers can be addressed as main memory locations 0 and 1, respectively. AAF or BAF is set or cleared depending upon the M-bus data.		
	MAIN MEMORY SECTION		
Memory Address Register	This register receives the "physical" main memory address from the M-bus for a read or write operation. An address must be present here before the read or write begins. Data is transferred from/to this address on the selected memory module board from/to the T-register.		
T-Register	The T-register is the 16-bit data link between the Main Memory section and the CPU or DCPC. Data comes from or goes to the address specified in the Memory Address Register.		
	INPUT/OUTPUT (I/O) SECTION		
I/O Control and Select Logic	I/O timing and signal generation take place from this function. The inter- face control signals are generated as a result of the Control Processor executing I/O instructions.		
Interrupt Control	Interrupts from devices requesting input or output transfers with the CPU are sequenced for processing by priority logic in this function.		
Central Interrupt Register (CIR)	This 6-bit register is loaded with the select code (address) of the inter- rupting device after an interrupt request is recognized. The CIR passes this address to the S-bus under microprogram control.		

Table 2-1. Computer Fi	unctions (Continued)
------------------------	----------------------

FUNCTION	DESCRIPTION	
OPERATOR PANEL		
Display Register (DSPL)	The Display Register is the 16-bit Operator Panel register associated with the panel switches.	
Display Indicator (DSPI)	This Operator Panel register indicates which register is being displayed by the DSPL register.	
	BUS SYSTEM	
S-bus	This is the main 16-bit data transfer bus in the computer. (See the block diagram and note the functions that have two-way and one-way transfer capability.)	
T-bus	This is the 16-bit resultant data bus in the Arithmetic/Logic section.	
M-bus	This is a 15-bit memory address bus used by both the CPU and the DCPC.	
I/O bus	This is a 16-bit bus for data transfers, or for control and status exchanges to and from external devices.	
Select Code (SC) bus	This 6-bit bus carries the select code of a device being referenced by the I/O section or DCPC.	
Interrupt Address (I/A) bus	This 6-bit bus carries the address (select code) of any I/O device requesting CPU service.	

Table 2-1. Computer Funct	tions (Continued)
---------------------------	-------------------

Figure 2-2 is a simplified block diagram of the Control Processor. In a "conventional" computer control section, specific hardware is dedicated to each function performed by the instruction set. The major advantage of the "conventional" control section is speed for the instruction set. The major disadvantage is the loss of flexibility for special applications or for enhancements. In the microprogrammed computer, all distinct logical functions are separated from the sequence in which those functions are performed. That is, the logical functions are defined by microinstructions (composed of micro-orders) held in control memory. Because functions can be individually defined by microinstructions, the microprogrammed computer is much more flexible than the "conventional" type computer. At one time this caused the microprogrammed computer to be slower in executing some portions of the instruction set. However, the Computer Control Processor executes microinstructions at a rate that is fast enough to keep main memory busy practically all the time so, the speed penalty for using the microprogrammed architecture is essentially not a factor, especially in the base set. Also, since the Control Processor in the E-Series and F-Series Computers is completely microprogrammable, user programs can be made to execute much faster with the application of user microprogramming. These combined factors provide this computer with the final advantage over any conventional control section (hardwired component) type of computer.




Figure 2-2. Simplified Control Processor Block Diagram

2-11. SOME DEFINITIONS AND TIMING POINTS

Now to clarify some definitions about control and timing, and then discuss a little more about the computer's interrelated functions and operation.

- The Control Processor executes "microcoded" "microinstructions" during "microcycles".
- One microcycle (also called a "T" period) is the time interval required to completely execute a microinstruction.
- A microinstruction is a 24-bit coded word (code definition is called the microcode) that defines specific hardware operations to be performed by the computer.
- Each microinstruction is composed of at least one, and up to five micro-orders. Each micro-order defines a specific operation to be performed in the computer. Some micro-orders accomplish multiple operations by themselves.
- Microinstructions physically reside in control memory and are the basic building blocks of microprograms.
- Segments of microprograms may be called microroutines.
- A portion of microcode called from a microroutine will be referred to as a microsubroutine.

Part II of this manual provides specific information on timing that you will need for microprogramming.

2-12. HOW DO ALL THESE FUNCTIONS INTERRELATE?

All the functions described in the preceding paragraphs are interrelated in an operational sense through the microprogrammed operation of the computer. Here are a few points to remember:

- The computer is always under microprogram control and executing microinstructions at all times when power is applied, (except when temporarily suspended by DCPC or main memory contentions).
- A microroutine in the base set reads ("fetches") Assembly language instructions stored in main memory. The instructions are loaded into the IR and data is directed to the appropriate destinations by the microprogram invoked.
- Each Assembly language *instruction* from main memory is interpreted as a "pointer" (address) to a microroutine, resident in control memory, that implements the instruction by executing a sequence of microinstructions.

A few other points should be considered before examining what control memory can accomplish:

- The Control Processor decodes each microinstruction into fields, then executes the indicated micro-orders in the proper sequence.
- Each micro-order performs a distinct operation and the micro-orders are not necessarily related to each other in each microinstruction.

Keep the above points in mind as you read through the following steps of how "generally" the Control Processor might operate in a microroutine:

- The "standard" microinstruction (in the MIR) typically calls for the contents of a register to be enabled onto the S-bus. Then certain ALU and/or rotate/shift operations take place during the microcycle and, at the end of the microcycle, a specified destination register is "clocked" to receive the prevailing data from its input lines.
- While a microinstruction presently in the MIR is being executed, the CMAR is incremented to present the next sequential address to CM *or* the MJL determines another address to load the CMAR.
- If a microbranch to a microsubroutine is executed, the incremented address is loaded into the Save Stack and the branch address is loaded into the CMAR.
- Several branch-on tests exist (e.g., conditions of carry, the sign, a zero result, presence of a particular bit or Operator Panel setting, etc.) that provide branches to microroutines designed to react to the condition.
- When a microprogram completes, it usually returns to control memory location 0 (addresses in octal are five digits, i.e., 00000) to complete fetching (obtaining) the next Assembly language instruction to be executed from main memory.

You should not be concerned if the details of Control Processor and microprogram operation are not clear at present. You will gain more knowledge and understanding of the computer operation as you learn the microprogramming language by progressing through the manual and writing microprograms. Some further points:

- If the microprogram execution time exceeds the interval between pending interrupts allowed by your particular system application, the interrupts can be lost. Your microprogram must be written to test for pending interrupts.
- When a pending interrupt is detected, the microprogram must yield control to the Halt-Or-Interrupt (HORI) microroutine (CM location 6 in the base set).

Microprogrammed interrupt handling techniques will be fully described in section 7. Now, what about control memory content?

2-13. CONTROL MEMORY

Roughly, you can look at control memory as being devoted to serving three areas:

- The standard base set.
- HP microprogrammed accessories.
- The user's microprogramming area.

All 16,384 addressable (24-bit) words of control memory are logically partitioned into sixty-four 256-word modules numbered 0 through 63. Figures 2-3 and 2-4 show the control memory map (represented in basic 1K separations) and identifies the "modules" mentioned above. Notice that modules 0 through 3 are dedicated to the standard base set shipped with every computer. The other 60 modules are available for additional microprograms written by you or supplied by Hewlett-Packard.

Functions

		ADD	RESS	
CONTROL MEMORY MODULE ALLOCATION	MODULE NO.	DECIMAL	OCTAL	SOFTWARE ENTRY POINT
HP BASE SET	0	0-002551	00000-00377	YES
	1	00256-00511	00400-00777	YES
	2	00512-00767	01000-01377	YES
	3	00768-01023	01400-01777	YES
	4	01024-01279	02000-02377	NO
	5	01280-01535	02400-02777	NO
	6	01536-01761	03000-03377	NO
	7	01762-02047	03400-03777	NO
	8	02048-02303	04000-04377	NO
	9	02304-02559	04400-04777	NO
	10	02560-02815	05000-05377	NO
	11	02816-03071	05400-05777	NO
	12	03072-03327	06000-06377	NO
	13	03328-03583	06400-06777	NO
	14	03584-03849	07000-07377	NO
	15	03850-04095	07400-07777	NO
AVAILABLE FOR USER MICROPROGRAMMING	16 17 18 19	04096-04351 04352-04607 04608-04863 04864-05119	10000-10377 10400-10777 11000-11377 11400-11777	NO NO NO NO
	20	05120-05375	12000-12377	NO
	21	05376-05631	12400-12777	NO
	22	05632-05887	13000-13377	NO
	23	05888-06143	13400-13777	NO
	24	06144-06399	14000-14377	NO
	25	06400-06655	14400-14777	NO
	26	06656-06911	15000-15377	NO
	27	06912-07167	15400-15777	NO
HP DYNAMIC MAPPING SYSTEM	28 29 30 31	07168-07423 07424-07679 07680-07935 07936-08191	16000-16377 16400-16777 17000-17377 17400-17777	NO NO NO NO
HP FAST FORTRAN PROCESSOR	32 33 34 35	08192-08447 08448-08703 08704-08959 08960-09215	20000-20377 20400-20777 21000-21377 21400-21777	YES NO YES YES
EXTENDED MEMORY AREA DS/1000 {	36 37 38 39	09216-09571 09572-09727 09728-09983 09984-10239	22000-22377 22400-22777 23000-23377 23400-23777	YES YES YES YES
HP RESERVED	40	10240-10495	24000-24377	YES
	41	10496-10751	24400-24777	NO
	42	10752-10917	25000-25377	NO
	43	10918-11263	25400-25777	NO
	44	11264-11519	26000-26377	YES
	45	11520-11775	26400-26777	YES
	46	11776-12031	27000-27377	YES
	47	12032-12287	27400-27777	YES
	48	12288-12543	30000-30377	YES
	49	12544-12799	30400-30777	YES
	50	12800-13055	31000-31377	YES
	51	13056-13311	31400-31777	NO
RECOMMENDED FOR USER MICROPROGRAMMING	52 53 54 55	13312-13557 13558-13823 13824-14079 14080-14335	32000-32377 32400-32777 33000-33377 33400-33777	NO NO NO NO
	56	14336-14591	34000-34377	YES
	57	14592-14847	34400-34777	YES
	58	14848-15103	35000-35377	YES
	59	15104-15359	35400-35777	YES
	60	15360-15615	36000-36377	YES
	61	15616-15871	36400-36777	NO
	62	15872-16127	37000-37377	YES
	63	16128-16383	37400-37777	NO

		ADD	RESS	SOFTWARE	
CONTROL MEMORY MODULE ALLOCATION	MODULE NO.	DECIMAL	OCTAL	ENTRY POINT	
HP BASE SET	0 1 2 3	0-002551 00256-00511 00512-00767 00768-01023	00000-00377 00400-00777 01000-01377 01400-01777	YES YES YES YES	- 1K
	4 5 6 7	01024-01279 01280-01535 01536-01761 01762-02047	02000-02377 02400-02777 03000-03377 03400-03777	YES NO YES NO	— 2К
	8 9 10 11	02048-02303 02304-02559 02560-02815 02816-03071	04000-04377 04400-04777 05000-05377 05400-05777	YES NO NO NO	— зк
	12 13 14 15	03072-03327 03328-03583 03584-03849 03850-04095	06000-06377 06400-06777 07000-07377 07400-07777	YES NO NO NO	— _ 4к
HP RESERVED {	16 17 18 19	04096-04351 04352-04607 04608-04863 04864-05119	10000-10377 10400-10777 11000-11377 11400-11777	YES NO NO NO	— - 5К
	20 21 22 23	05120-05375 05376-05631 05632-05887 05888-06143	12000-12377 12400-12777 13000-13377 13400-13777	NO NO NO NO	— — 6к
	24 25 26 27	06144-06399 06400-06655 06656-06911 06912-07167	14000-14377 14400-14777 15000-15377 15400-15777	NO NO NO NO	— 7К
AVAILABLE FOR USER MICROPROGRAMMING	28 29 30 31	07168-07423 07424-07679 07680-07935 07936-08191	16000-16377 16400-16777 17000-17377 17400-17777	NO NO NO NO	— 8к
HP DYNAMIC MAPPING SYSTEM HP FAST FORTRAN PROCESSOR	32 33 34 35	08192-08447 08448-08703 08704-08959 08960-09215	20000-20377 20400-20777 21000-21377 21400-21777	YES NO YES YES	— — 9к
EXTENDED MEMORY AREA DS/1000 {	36 37 38 39	09216-09571 09572-09727 09728-09983 09984-10239	22000-22377 22400-22777 23000-23377 23400-23777	YES NO YES NO	- 10
SCIENTIFIC	40 41 42 43	10240-10495 10496-10751 10752-10917 10918-11263	24000-24377 24400-24777 25000-25377 25400-25777	YES NO YES NO	
HP RESERVED	44 45 46 47	11264-11519 11520-11775 11776-12031 12032-12287	26000-26377 26400-26777 27000-27377 27400-27777	NO NO YES YES	- 12
	48 49 50 51	12288-12543 12544-12799 12800-13055 13056-13311	30000-30377 30400-30777 31000-31377 31400-31777	YES YES YES NO	- 13
RECOMMENDED FOR USER MICROPROGRAMMING	52 53 54 55	13312-13557 13558-13823 13824-14079 14080-14335	32000-32377 32400-32777 33000-33377 33400-33777	NO NO NO NO	- - 14
	56 57 58 59	14336-14591 14592-14847 14848-15103 15104-15359	34000-34377 34400-34777 35000-35377 35400-35777	YES YES YES YES	- 15
	60 61 62 63	15360-15615 15616-15871 15872-16127 16128-16383	36000-36377 36400-36777 37000-37377 37400-37777	YES NO YES NO	- 16

Functions

Several modules have already been allocated to established Hewlett-Packard firmware packages which are shown in figure 2-3 for E-Series Computers and figure 2-4 for F-Series Computers. In addition, some modules have been reserved by Hewlett-Packard for potential future enhancements.

The rest of control memory is for user microprogramming and modules 46 through 63 are recommended. Section 6 of this manual describes how you can enter CM (through the software entry points shown in the map) by using Assembly language User Instruction Group (UIG) instructions.

NOTE

With the exception of modules 0 through 3 (base set instructions), there is no restriction on which modules you may use (see figure 2-3) to implement your microprograms. However, Hewlett-Packard may also use other modules (in addition to those already reserved) for future firmware accessories.

2-14. LET'S TALK ABOUT THE BASE SET

The complete base set listing, including the Jump Tables, is shown in appendix G for E-Series Computers. For F-Series Computers modules 0, 1, and 2 are the same except for the jump tables and these differences are provided in appendix G. Module 3 in F-Series Computers is used by the Hardware Floating Point Processor. There isn't a great amount of detail about the base set here because:

- You're probably not yet familiar with all the micro-orders and word types.
- The overall microprogram sequence of operation actually depends upon the sequence of Assembly language instructions fetched from main memory.
- It's assumed that you're primarily interested in doing your own microprogramming.

You will, however, be referring occasionally to the base set for examples of microprogramming techniques that you may want to use in your own microprograms. (You'll also find plenty of applications type examples in parts II through IV.) Also, you will want to have a basic understanding of how certain microroutines of the base set can act as utility microroutines for your microprograms.

The base set microprogram provides the capability to execute all the basic Assembly language instructions described in your *Computer Operating and Reference Manual*. In modules 0 and 1 of the base set are:

- Microroutines to execute instructions in the
 - Memory Reference Group.
 - Alter-Skip Group.
 - Shift-Rotate Group.
 - Input/Output Group.
 - Extended Arithmetic Group.

- Microroutines that
 - Control the Operator Panel.
 - Load the Initial Binary Loader (from the selected Loader ROM).
 - Execute the built-in firmware diagnostics.
 - Handle interrupts.
 - Fetch indirect operands.

Also in the base set, modules 2 and 3 contain:

- Microroutines for all the instructions in the Extended Instruction Group (EIG).
- Microroutines to execute all the Floating Point instructions.

The Jump Tables (shown in the block diagram, appendix H) map the data in the IR to the appropriate location in CM to initiate instruction execution.

Some "typical" operations performed by the base set microprogram include:

- A power-up sequence.
- A "short form" diagnostic check of the CPU and main memory.
- An initial binary loading sequence.
- Operator Panel sequences such as scanning the pushbuttons by making conditional tests and updating the DSPI and DSPL registers.
- Performing a read (fetch) operation to execute an instruction (e.g., Memory Reference Group, Floating Point, etc.), then fetching the data to perform an ALU operation, and finally storing in a register.
- Performing a write operation (e.g., an ISZ instruction).
- Performing I/O operations (e.g., CPU-initiated transfers, or device-initiated transfers of data with Halt-Or-Interrupt microroutine transitions).
- Reading UIG instructions from main memory that map to the "user" microprogramming area in control memory.

The timing relationships involved in operations such as the above mentioned will be discussed in sections 5 and 7. Now, a brief look at how two of these operations are carried out by the base set.

2-15. AN OPERATIONAL OVERVIEW

The base set microprogram (with computer timing) accomplishes the tasks that, in the past, were performed by "hardwired" portions of the computer control section. The following discussion provides an overview of how the Computer Control Processor performs several operations in parallel in the base set. The microroutines for the Assembly language XOR and ADA instructions are used as examples in

Functions

this discussion to illustrate several techniques that you should be aware of to effectively execute your own microprograms. You may find it helpful to look again at the detailed block diagram in appendix H.

2-16. FETCHING. "Fetching" (as briefly defined in paragraph 2-12) means obtaining the "next" instruction to be executed from main memory. In this computer, a "look-ahead" technique is used for this process. That is, fetching is *begun* while simultaneously completing the execution of the "current" instruction; fetching is *completed* while preparing for execution of this "next" instruction. Usually this is accomplished by starting a read operation (of the main memory address contained in the M-register) just prior to termination of the "currently" executing instruction microroutine.

For illustrative purposes, suppose that the "currently" executing microroutine is for an XOR instruction (that had been obtained from main memory location 2000). The M-register has already been incremented so that as the microroutine for XOR is completing its execution, the read that is initiated is for main memory location 2001. (Assume that with the completion of the XOR execution, an augend is left in the A-register and that at main memory location 2001 there is an Assembly language ADA instruction.)

Upon termination of this "current" Assembly language instruction's microroutine, control passes to a Fetch microroutine at the beginning of the base set which completes the read operation by storing the instruction read from main memory into the IR. In this manner of "look-ahead" reading, the overhead required for instruction fetching is minimized. Your user microprograms must be designed to terminate in a similar manner and you will see specifically how to do this from information you will read in section 7.

To continue, in the Fetch microroutine, in addition to completing the read operation by storing the main memory instruction in the IR, an operand address is always formed in the M-register and another read operation is started immediately. This is in anticipation that the instruction stored in the IR is of the Memory Reference Group. If later it is determined that the instruction is of a different type, the information arriving in the T-register will not be used.

In the example being used, an ADA instruction from main memory location 2001 has been stored in the IR and an operand address (assume the address is 300) has been formed in the M-register. So the read operation initiated at the beginning of the Fetch microroutine is obtaining the operand (the addend) for the ADA instruction from main memory location 300 but the information has not yet arrived in the T-register.

Next (still in the base set Fetch microroutine), the P- and M-registers are adjusted. During normal execution P and M are always two and one (respectively) ahead of the current instruction's address (the instruction that is executing). After the read operation is initiated (to obtain the operand), the P-register content is stored in M and P is then incremented.

In the example being used, recall that before the operand address (300) was formed in the M-register it contained address 2001 (the address of the ADA instruction) and the P-register (if the rules stated above are followed) contained 2002. Now the content of P is put on the S-bus, stored in M and incremented through the ALU and stored back in the P-register. Thus, M is now adjusted to 2002 and P is adjusted to 2003 in preparation for the read operation that will be initiated as the microroutine for the ADA instruction (from main memory location 2001) is being executed.

You can see from the above example that you are now prepared to read the next sequential instruction from main memory with the P-register one ahead of M and two ahead of the instruction being executed (preparation to execute the example ADA instruction is being made as will be explained in the next paragraph). When you study the micro-orders and word types in part II you will see that, for proper operation, the situation for P and M (just described) will also have to exist for your own microprograms.

Finally in the Fetch microroutine, the Instruction Register (IR) bits are examined to determine the instruction type. That is, the upper eight bits of the IR are examined to determine where in control memory to branch to execute the "current" instruction. This branch can be in the base set (as it is in the example being used), or within the User's area, or within the Hewlett-Packard microprogrammed accessories area. Decoding via the Jump Tables (CM mapping) forces Control Processor operation to the appropriate CM address to implement the instruction contained in the IR.

In the ADA instruction example being used, the special purpose base set micro-orders used cause the upper eight bits of the IR to be applied as an address to the Jump Tables (ROM's) which store the ADA instruction's microroutine address into the MJL. The MJL stores this address into the CMAR which reads the first microinstruction for the ADA microroutine into the MIR. Simultaneously, the special purpose base set micro-orders enable the interrupt logic and initialize the Save Stack. This is all done to facilitate branches to microsubroutines which can be made to three levels. This completes the fetch process. When the appropriate CM address has been reached, "execute" begins.

2-17. EXECUTION. Execution of the Assembly language instruction is carried out by the specific micro-orders contained in the individual microinstructions of the appropriate microroutines as they are decoded from the MIR.

Again, using the ADA instruction as an example, the first of the two microinstructions for ADA immediately begins a read operation from the main memory address (2002) in the M-register (in the "look-ahead" manner previously described) to obtain the next Assembly language instruction. But, how do you get the addend from main memory to add to the A-register? Recall that the Fetch microroutine has already begun a read operation. This read operation gets the ADA operand (addend) from main memory (via the T-register), places it on the S-bus, routes it "as is" through the ALU, and stores it in the L-register. So, for Memory Reference Group instructions, the read operation started in the Fetch microroutine will be used to obtain operands by storing the T-register data in the desired register.

The last action in the execution of the example ADA instruction occurs as the CMAR increments to the next CM location (in a branching type microinstruction, other actions can occur) and CM loads the MIR with the next microinstruction. Through action of the field decoders, the A-register content is gated onto the S-bus and routed through the ALU with an "add" function enabled. This causes the S-bus content (the augend from the A-register) to be added to the content of the L-register (the addend). The microinstruction simultaneously enables a test for an overflow or carry-out condition then stores the resultant data back in the A-register. In addition, this second microinstruction forces a return of Control Processor operation to control memory location 0 to complete another main memory fetch and prepare for another execution operation. (Remember that the read operation had been started in a similar manner for the ADA instruction. You can see that a considerable amount of work can be done with a single microinstruction.

To summarize, the main points that you should remember from the above discussion are that:

• A read operation begins in a "look-ahead" manner while the execution of the previous instruction is carried out. Once a branch to your microprogram is made (by decoding a UIG type instruction), it is possible for you to stay in the user microprogramming area until it is desired to return to the fetch microroutine. Before returning, however, you should terminate your microprogram properly.

Functions

- Some other considerations also exist for write operations and these will be discussed in section 7.
- In regard to staying in your microprogram as long as desired (as mentioned previously in this section), there is a danger of lost interrupts if you stay too long. These considerations should be taken into account when you design your microprogram.
- The base set fetch microroutine acts as a utility microroutine for the main memory instruction fetch and execute preparation. It also takes care of the P- and M-register adjustments. You should make use of this microroutine in designing your microprograms. Also, in regard to interrupts, the base set Halt-Or-Interrupt microroutine can be used as another microprogramming aid to handle interrupts in your microprograms.

Interrupt examples were not included in the operational overview just presented; interrupts are covered in part II of this manual.

2-18. MICROPROGRAMMED ACCESSORIES

In paragraph 2-13 you found that a few modules have already been reserved for Hewlett-Packard microprogrammed accessories. Remember that all accessories for the computer do *not* require additional microprograms but if they do, the microprograms will *generally* be supplied as pROM's to be mounted on the FAB or on another CM extension (e.g., 2K UCS). Some accessories requiring microprograms may be supplied in a form that will require writing the microprogram to WCS before the instructions involved can be executed. DCPC and Memory Protect do not require additional microprograms. The mapping facility for all Hewlett-Packard microprogrammed accessories is in the base set. For further information on accessories, see the appropriate manuals. Other microprogramming features such as, the Microprogrammable Processor Port (MPP), Hardware Floating Point Processor (FPP), and the block I/O transfer feature of the Computer are described in section 13.

2-19. SUMMARY

Sections 1 and 2 of part I have provided you with the following:

- Reasons for microprogramming.
- An awareness of what to microprogram.
- An overall look at the microprogramming procedure.
- A complete look at the computer hardware controlled by microprograms.
- Introductory information on some Hewlett-Packard accessories directly and indirectly associated with microprogramming.
- An overview of control memory identifying the user's area.
- A brief look at some base set operations.

In part II you will learn the microprogramming language and methods for microprogramming up through preparation with the microassembler.

PART II Microprogramming Methods

Section 3 MICROPROGRAMMING PREPARATION STEPS

MICROPROGRAMMING PREPARATION STEPS

SECTION

Assuming that you have analyzed your programming environment (as suggested in section 1) and have decided to microprogram a portion of your program(s), there are certain steps necessary to prepare your RTE operating system to accept the microprogramming environment. These are not precisely the same steps to preparation as shown in figure 1-1 (Microprogramming Implementation Process), but deal with the "background" situation. That is, as you can surmise from a review of part I, a certain hardware/software situation must be made to exist in the RTE system which includes:

- Installation of some additional control memory "hardware" for storage of the additional microprograms (above those used in the base set). Normally this extra control memory must also be in addition to that which you may have for microprogrammed accessories (such as DMS).
- Installation of microprogramming support software for microprogram development. It must be realized that, as outlined in part I, it is not necessary to have "extra" software for microprogramming once your microprogram has been "installed" in control memory (CM). The "extra" software is necessary for development and, when WCS is used for the added CM, a driver and utility routine are needed for dynamic loading of CM before microprogram execution.

This section outlines the RTE environment and the necessary hardware and microprogramming support software installation steps.

3-1. ENVIRONMENT

The RTE Microprogramming Support Software package (described in paragraph 3-3) operates in the RTE II or IV system environment with a software revision date code of 1631 or later. Therefore, your RTE operating system must basically exist as defined in the *Real-Time Executive IV Software System Programming and Operating Manual*, part no. 92067-90001 or *Real-Time Executive II Software System Programming and Operating Manual*, part no. 92001-93001.

Microprogramming hardware that is to be added (outlined in paragraph 3-2) must conceptually be installed before system generation. Some microprogramming support software must be installed during system generation and some may be installed just before use. (Section 8 and part III in this manual provide instructions as to when certain programs may be installed other than at system generation time.) Paragraph 3-3 describes system requirements for individual microprogramming support software items.

3-2. MICROPROGRAMMING HARDWARE

The HP 13197A Writable Control Store Kit is the acceptable hardware for microprogram development and it can, of course, be used for "normal operation" of your microprograms. It must be installed before system configuration. Two additional WCS (or UCS) boards may be installed. (The total number of control memory boards that can be installed is dependent upon the computer used.) Control memory boards in the I/O section should be installed starting at SC 10. The operational states, hardware

Steps

supplied, and installation guidelines for WCS boards are contained in the *HP 13197A Writable Control* Store Reference Manual, part no. 13197-90005. Additional information on the installation of the driver for WCS follows in paragraph 3-3.

If you are going to install pROM's, the microprograms must be developed, tapes prepared, and the pROM's fused before they can be installed. This means you will have to install WCS (as mentioned above) first, and the required microprogramming software (mentioned in paragraph 3-3) before the pROM's are ready for installation. Then, depending upon whether you select UCS or the FAB, your RTE system will have to be disassembled to a certain extent to install the pROM's.

If you select the HP 13304A Firmware Accessory Board for pROM installation, you will not have to use an I/O slot and reconfigure the RTE system, but you will have to remove the FAB board, install the pROM's, configure jumpers, and reinstall the FAB in the computer under the CPU.

NOTE

With an RTE IV system, the HP 13305A Dynamic Mapping System (DMS) will probably be installed, and control memory module 32 (dynamic mapping instructions) is installed on the FAB. You will therefore already have the FAB and its cable. You may or may not have the FAB with an RTE II system.

NOTE

With an F-Series Computer with RTE IV and DS/1000 the space on the FAB will probably be completely used up by the following HP-supplied microcode:

Dynamic Mapping System Fast Fortran Processor Extended Memory area DS/1000 Scientific Instruction Set

The FAB will then not be available for user microprogramming.

To install pROM's and configure CM address jumpers on the FAB or UCS board, refer to the following documents.

- Your Computer Series Installation and Service Manual.
- HP 13304A Firmware Accessory Board Installation and Service Manual, part no. 13304-90001.

If you select the HP 13047A User Control Store Kit for your microprogram installation, the pROM's must be prepared then installed on the board following the instructions in the HP 13047A User Control Store Kit Installation and Service Manual, part no. 13047-90001. You must then devote an I/O slot (SC 10) in the backplane to UCS and reconfigure the RTE operating system as necessary following instructions in the RTE System Operating Manual. (Refer to paragraph 3-1).

3-3. MICROPROGRAMMING SUPPORT SOFTWARE

In order to develop and run microprograms in a dynamic manner in the RTE operating system environment you will need some, and possibly all, of the *HP 92061 RTE Microprogramming Support Software Package*. The total package is outlined below.

- RTE Microassembler Program
- RTE Microassembler Cross-Reference Generator Program
- RTE Microdebug Editor Program
- RTE Microdebug Editor Subroutine
- RTE Driver DVR36
- WCS I/O Utility Routine WLOAD
- pROM Tape Generator program.



These programs, the driver, and utility routines are described below the applicable part numbers, installation guides, and appropriate references. Note that to receive the microprogramming support software on a magnetic tape cartridge you should specify option 020 for the HP 92061 package.

3-4. THE RTE MICROASSEMBLER

This program converts a source microprogram into binary object code which may be directed to an output device and/or recorded on a disc file. The source may be input from an input device or the system LS area. The object code may be produced in either a standard format recognized by the Microdebug Editor program and the WLOAD routine or a special format for the HP ROM Simulator. The microassembler can also generate a symbol table and listing of source records with the respective octal code. The RTE system name for the program is MICRO. The program object part number of MICRO is 92061-16001. In the RTE system, the microassembler can run with or without the File Manager (FMGR) and requires about 8K words of background. Actually, to use the microassembler purely for microassembling, no additional microprogramming hardware (i.e., WCS) is needed. All information on preparation with the microassembler and on microassembler output is contained in sections 8 and 9 of this manual.

3-5. MICROASSEMBLER CROSS-REFERENCE GENERATOR

The cross-reference generator is used (usually with the microassembler) to generate a cross-reference table of symbols-to-CM addresses. The program can be run using a microassembler parameter list option or separately using its RTE system name MXREF. The program object part number is 92061-16002. More detail on the RTE Microassembler Cross-Reference Generator is contained in section 9 of this manual.

3-6. RTE MICRODEBUG EDITOR

This program allows you to debug and execute microprogram object code. The object code may be input from a paper tape reader or a disc file, or it may be resident in WCS. The Microdebug Editor (MDE) allows you to delete or replace microinstructions, set breakpoints, change registers, and so on. Information on the use of the Microdebug Editor is contained in section 10 of this manual. In the RTE system, the MDE requires about 8K words of background. When the MDE is user scheduled it is Steps

identified by the program name MDEP. When it is called as a utility in the RTE system environment it is identified by the program name MDES. The program object (part number) of the MDE is supplied in two parts: Microdebug Editor Program MDEP, part no. 92061-16004, and subroutine MDES, part no. 92061-16005. The HP 13197A WCS board is used with the MDE, which uses driver DVR36 and WCS I/O Utility subroutine WLOAD for operation.

3-7. DRIVER DVR36

Driver DVR36 must be configured into the RTE system during system generation to provide software linking between the MDE, WLOAD, or Assembly (or FORTRAN) language programs and WCS.

NOTE

The other microprogramming support software can be included either during system generation or loaded into the system when required.

DVR36 drives the HP 13197A WCS board(s) for reads and writes (from and to main memory) and allows control of WCS board functions. The driver implements some resource protection mechanisms which include ensuring that no two WCS boards are enabled with the same CM address spaces. The driver utilizes DCPC, if so configured, and transfers data at the fastest rate permitted by the DCPC. Non-DCPC transfers will take longer; the driver periodically suspends itself to ensure that interrupts are not held off for too long.

The object part number of the driver is 13197-16001. When configured in the RTE system, the select code (SC) number of the first WCS should be SC 10 because of hardware constraints. (More details on DVR36 appear in section 11 of this manual and the driver manual is referenced in table 3-3.) In the system, the driver can be called directly with an EXEC call, or through the WLOAD routine. Introductory information on WLOAD follows.

3-8. WLOAD

The WCS I/O Utility Routine WLOAD (object part no. 13197-16003) uses DVR36 and transfers microprogram object code into WCS when called by the MDE or by the Assembly (or FORTRAN) language program. Section 11 in this manual and table 3-3 contain more information on WLOAD.

3-9. LOADING THE MICROPROGRAMMING SUPPORT SOFTWARE

The microprogramming support software can be loaded during System Generation or on line, using the RTE LOADR. The exception to this is the driver, DVR36, which must be loaded at System Generation time. (Refer to *RTE Driver DVR36 Programming and Operating Manual*, part no. 13197-90001.) The two subroutines WLOAD and MDES can be included at System Generation so that they will be available when calling programs are loaded on line.

With RTE disc based systems it is possible to load programs into different partitions depending on the program type. Table 3-1 lists the program partitioning capability.

	RTE TYPE		II OR IV		11	IV
PROGRAM NAME	PGM TYPE	1	2	3	4	4
MICRO		NO	YES	YES	NO	NO
MXREF		NO	YES	YES	NO	NO
MDEP		NO	YES	YES	NO	YES
PTGEN	······································	NO	YES	YES	NO	NO
MDES (see note)		NO	YES	YES	NO	YES
WLOAD (see note)		NO	YES	YES	NO	YES

Table 3-1. Program Partitioning Capability

NOTE: MDES and WLOAD are subroutines. This table refers to the type of calling program.

3-10. pROM TAPE GENERATOR

The pROM Tape Generator program (object part no. 92061-16003) may be used to generate mask tapes for fusing ("burning") pROM's from the object code produced by the microassembler. For additional information on the pROM Tape Generator, refer to section 12 in this manual.

3-11. PREPARATORY STEPS

Condensed information on your preparatory steps for microprogramming appear in table 3-2 with references to the sections of this manual (or to applicable documents) for details. The letters in the reference column are keyed to entries in table 3-3. Numerals refer to sections in this manual. WCS boards to be used for microprogramming must be initialized before use. Section 14 provides examples of the procedure that you may use.

Table 3-	2. Preparator	y Steps
----------	---------------	---------

STEP	TASKS	REFERENCE (Table 3-3 or manual sections)
1	Establish your microprogramming goal. (Develop your own microprogram directly or try one of the supplied examples first. For example, run a short microprogram from start to finish by referring to section 14.	1, 14
2	Become familiar with the computer and steps to microprogramming (hardware, timing, and CM mapping).	2, 3, 5, 6
3	Establish desired CM module and mapping scheme.	6, 8
4	Plan, develop, and write first-pass microprogram (or if desired simple sample microprogram).	U, 4, 7, 8, 14
5	Plan, develop, and write main memory linking program (Assembly language).	C, L, U, V, 6, 7, 14
6	Place RTE system off-line and power down if not already in this state.	С
7	Install the desired number of HP 13197A WCS boards in the computer starting at SC 10.	A, B, C
8	Generate and configure the RTE system including at <i>least</i> DVR36. (It is probably desireable to also include at least WLOAD during system generation).	C, D, E, F
9	Load the necessary (desired) microprogramming support software (from the following list) into the RTE system.	3,C
	 WLOAD (if not already loaded) Microassembler Cross-Reference Generator Microdebug Editor (MDEP) Microdebug Editor (MDES) 	F G H J
10	Microassemble your source.	9
11	If necessary, correct errors either at the source and microassemble again or debug your microprogram using MDE and WCS. CAUTION It is possible to execute your microprogram from the MDE. Ensure that the RTE system you are using for microprogram- ming development does not have critical programs or produc- tion type programs running concurrently.	9, 10, 11
12	Load main memory program that links to microprogram.	С

Table 3-2.	Preparatory	Steps	(Continued)
------------	-------------	-------	-------------

STEP	TASKS	REFERENCE (Table 3-3 or manual sections)
13	Execute microprogram from main memory program (or MDE).	C, 10, 11
	CAUTION Before executing development microprograms, ensure that your RTE system is not involved in running production	
	programs.	
14	If necessary, correct any logical errors discovered during microprogram execution. Fix source (by microassembling again) or use MDE.	9, 10, 11
15	If you are preparing to fuse pROM's you must do so from a corrected microassembled object program (can not be done from an MDE corrected version). Correct source, microassemble and execute micro-program again. Go to step 16.	8, 9
	If you are going to use dynamic microprogramming and your micro- program executes properly it can be used through WCS. Development complete at this point unless this was an example program. To develop your actual microprogram, go to step 1. If you have special applications (not fusing pROM's) go to step 20, 21, or 22 as appropriate.	10
16	To prepare mask tapes for pROM generation, load the pROM Tape Generator program.	C, K, 12
17	Prepare mask tapes and have pROM's prepared.	12
18	Select appropriate accessory for pROM's and mount them.	M or N
19	Place RTE system off-line, power down, install pROM facilities, then start up and/or reconfigure the system (as appropriate).	B, C, M, or N
20	If you are going to use the special microprogramming facilities (MPP, FPP, or block I/O), begin your microprogram development at step 1 with reference to the appropriate material listed to the right.	B, P, 2, 4, 7, 13
21	If you are going to be microprogramming for system use, start at step 1 with special reference to the appropriate material listed to the right.	B, P, Q, 2, 4, 7, appendix C
22	If you are going to be microprogramming using HP accessories such as DCPC, Memory Protect, or DMS, start at step 1 with reference to the appropriate material listed to the right.	R, S, T, 4, 7
	L	

7A Writable Control Store Reference Manual, part no. 13197-90005.
mputer Series Installation and Service Manual.
e Executive IV Software System Programming and Operating Manual, part no. 0001, or Real-Time Executive II Software System Programming and Operating part no. 92001-93001.
ver DVR36 for HP 12978A/13197A Writable Control Store Board Programming erence Manual, part no. 13197-90001.
VR36, object part no. 13197-16001.
) Utility Routine, object part no. 13197-16003.
roassembler, object part no. 92061-16001.
roassembler Cross-Reference Generator, object part no. 92061-16002
rodebug Editor (stand-alone program, MDEP), object part no. 92061-16004.
rodebug Editor (callable subroutine MDES), object part no. 92061-16005.
OM Tape Generator, object part no. 92061-16003.
mputer Series Operating and Reference Manual.
4A Firmware Accessory Board Installation and Service Manual, part no. 13304-
7A User Control Store Kit Installation and Service Manual, part no. 13047-90001.
X/21MX E-Series Computer I/O Interfacing Guide, part no. 02109-90006.
mputer Series Engineering and Reference Documentation.
97B Dual-Channel Port Controller Installation Manual, part no. 12897-90005.
92B Memory Protect Installation Manual, part no. 12892-90007.
05A Dynamic Mapping System Installation Manual, part no. 13305-90001.
E Guide for New Users.
Assembler Reference Manual, part no. 92067-90003.

Table 3-3. Manual/Software Reference

Section 4 MICROINSTRUCTION FORMATS



MICROINSTRUCTION FORMATS


Before going further into microprogramming, you must learn the "language" in order for discussions on microaddressing, timing, etc., to be meaningful. In this section you will find:

- The microinstruction word types.
- The 24-bit microinstruction field divisions for each word type.
- The microassembler formats.
- The definitions and uses for all micro-orders.
- The binary format for each micro-order.

Additional information that you will need to use the microassembler is presented in sections 8 and 9.

4-1. MICROINSTRUCTION BINARY STRUCTURES

Figure 4-1 shows basically how the four microinstruction word types are related. This is an overall comparison that may help while studying figure 4-2.



SECTION

4

Figure 4-1. Word Type/Binary Format Summary

Formats

Figure 4-2 shows the binary format of all the micro-orders in their assigned fields. Specific microinstructions are constructed from the available micro-orders for the particular word type. For example,

READ	NOR	Р	S 1	L1
(1001	11110	11110	10000	10010)

is a word type I microinstruction as it would appear in the microinstruction register (MIR).

Note that for word type I in figure 4-2, the S-bus and Store field micro-order mnemonics are nearly the same. Where there are differences between the two fields, spaces are intentionally included to keep the similar micro-order mnemonics lined up to simplify the use of the chart.

All micro-order definitions are given in table 4-1. The table can be used in conjunction with figure 4-2, the binary format, or with figure 4-4, the microassembler format. You'll be using the microassembler format most, but the bits have to be looked at if you want to find the address of a branch (jump) using a microassembler listing, want to check the value of a constant, or look at the bit pattern of a microinstruction to calculate the micro-orders. Appendix C contains a listing of binary fields-to-micro-orders that will aid you in these tasks.

BITS	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FIELDS	0	PER	ATI				ALU)			s	-BU	s			S	TOR	E	1	\uparrow	SP	ECI	AL	<u> </u>
WORD TYPE I	CF DI EF L(LV MK RI RI RI W	V NV E SS SS VF PY DP EAD TTE	0 0 0 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 0 0 0 0 1 0	11 10 11 00 00 01 11 00	Af CM DE DE DE DE NS NS OF OF OF OF OF OF OF OF OF OF OF OF SA SC SL XM	AND SALL SALL 23456780111 ASSANL BOR SALL BOR SALL SALL SALL SALL SALL SALL SALL SAL		01 01 10 11 000 11 000 111 010 111 011 011 011 011 011 011 011 011 011 011 0110 0110 0110 0110 0110 0111 0101 0110 01111 01111	000 111 111 011 110 011 110 011 110 011 110 011 110 011 000 100 010 001 001 001 001 001 001 001 000	C C D D D C L M M M M N P S S S S S S S S S S S S S S S S S S	AB NESSPI DR UAB PPPB POP		001 001 001 010 010 010 010 0110 0110 0110 0111 1100 0111 1100 000 0111 1100 0010 0111 1100 0010 1100 0011 1100 0111	00 01 10 11 10 01 00 01 11 00 01 02 01 02 03 04 05 06 07 08 08 09 01 02 03 04 05 06	C D D C I D C I D C I D C I D C I D C I D C I D C I D C I I C I I I I	EU PPA PPB OP NM	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000 001 000 001 001 001 010 100 100 111 111 111 110 000 001 001 001 001 001 001 001 001 001 001 001 000 000 001 000 001 001 001 000 001 000 001 000 000 001 0000	000 111 110 000 010 010 010 010	C C C C C C C C C C C C C C C C C C C	4 IESP IPCK IPP1 IPP2 OP RST J30 PT TN		1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 1 0 0 1 0 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 0 0	$\begin{array}{c} 1 \\ 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\$
FIELDS WORD TYPE II	ІМ)P)	1 0	CML HIG LOW	R + 1 1 -0 10 H 0 0 1	(тне	8-B	IT CO US M	ANE ONST ODIF 19)				(54		r or i As A		Έ)	(\$	SP AME	AS A		Έ)

BITS	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WORD	JM JSI RT	P 3	NCH 110 1110	1	AL AL CN CO E FL HO IR IR	Z 0 15 T4 T8 UT AG	0 0 0 1 1 0 1 0	0 0 0 0 0 1 1 1 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 1 0 0 1 0	00 11 10 01 00 10 01 10 10 10 01	BRANCH SENSE			CUF BLC MIC IS L LAS A 5 BLC ADI AS	IY AI REE DCK. ROI .OCA T LO 1210 DCK DRES THE	DDRI DDRI IF T NSTF TED DCAT WOF THE SS IS NEX ILOC	ESS I I 2 W I HE RUCI IN T ION RD TAR DEF T 51	ORD TION THE OF GET TINE 210	I		CN		PECI	AL	10
TYPE III					NII NL NL NV NV NS NS NS ON OV RU	P GEC NT D T D C T D C C C C C C C C C C C C C	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0 0 0 0 0	010 110 111 000 100 010 010 010	00 11 11 10 00 11 11 10 00 11 10 01 10 11 10 11 10	R J S 1			TA6											
FIELDS		BRA	NCH	1							A	DD	RES	S								DDIF	IER	/
WORD TYPE IV	NL SL		110		ZERO O						(wo	RD	ESS I CONT DRY	ROL						10 10 17 N0 RJ RF	N 4 DP 30		1 1 1 0 0 1 0 0 0 0 0 1 0 0 1 0 0 1 1 0 1 0 1 1	10 11 01 11 00 11

7115-8

4-2. MICROASSEMBLER FORMATS

Figure 4-3 is similar to figure 4-1, but is arranged by the microassembler format. (The base set listing, appendix G, is an example of the microassembler format.) You will be encoding your microprograms for the RTE Microassembler this way. Note that the microassembler accepts a 72 column format.

FIELD NUMBER	1	2	3	4	5	6		{7 },
COLUMN NUMBER		10	15	20	25	30	40	
WORD TYPE I				ALU	S T	S-BUS		
WORD TYPE II	L A	O P E R	S P E C	MOD.	S T - O R E	OPERAND		— →
WORD TYPE Ⅲ	A — B — - E L	A - T I O N		COND.	BRANCH SENSE	A D D		E N T S
WORD TYPE IV						A D R S S S		
MOL	. MEANS M	ODIFIER						<u>}</u>



Figure 4-3. RTE Microassembler Word Format Summary

Figure 4-4 shows all micro-orders in their respective fields. When you have a good idea what each micro-order does, you can use this figure and the block diagram (appendix H) to microprogram expeditiously. Some microinstructions have requirements for the field entries, but the primary considerations in determining their effect are generally:

- Word type
- S-bus action
- Specials and OP codes
- Store field action
- Branch conditions, if word type III or IV

4-3. WORD TYPE I

Word type I is used to execute data transfers and operations between main memory, the I/O section, Operator Panel, Microprogrammable Processor Port (MPP), and the computer registers. The S-bus field specifies a register to be enabled onto the S-bus, the ALU field specifies an operation to be performed between this data and the L-register, and the Store field specifies what register will receive data at the end of the microcycle. The Special and Operation (OP) fields specify additional operations (e.g., the Special field can command the Rotate/Shift logic). ALU and condition flags are set or cleared after each word type I or II execution (if used) and remain in this state until changed by another microinstruction. Also for word type I and II, the Special field may contain any one of the special micro-orders except CNDX and J74. Summarizing word type I, you can handle:

- Arithmetic and logic functions
- Shifts and rotates
- Register manipulations
- Reading from and writing into memory
- Input and output operations
- Interrupts
- Subroutine returns
- Loaders
- Memory Protect
- Dynamic Mapping System operations
- Microprogrammable Processor Port functions*

*The microprogrammable Processor Port (MPP) is used to pass command and data signals to and from user designed hardware in E-Series Computers, F-Series Computers use the MPP functions to access the Hardware Floating Point Processor.

4-4. WORD TYPE II


Word type II is used for constant generation and storage. The data in the Operand (or Constant) field is enabled to the S-bus as either the upper byte (bits 15 through 8) or lower byte (bits 7 through 0) while the alternate byte becomes all logical ones. The IMM micro-order must appear in the OP field. The four micro-orders that can appear in the Modifier field control formation of the constant. As shown in figure 4-2, bit 18 controls which byte is selected for the constant. (Logical 1 means upper byte.) The ALU can either pass or complement the entire 16-bit word. Bit 19 (figure 4-2) controls the ALU action. (Logical 1 complements the word.) The Store and Special field entries are identical to those for word type I.

4-5. WORD TYPE III

Word type III is used for conditional microbranches. A microbranch is executed only if the state in the Condition field is met. You must *always* have CNDX coded in the Special field for this word type. If CNDX is not in the Special field, it becomes a word type IV (an unconditional microbranch). The Branch Sense field may be set (bit 14 a logical 1) by encoding RJS in the field and this will switch the sense of the condition for the microbranch. (See figure 4-2.) The target address that gets put in the Control Memory Address Register (CMAR) is always within the current 512_{10} microword addressing space (except for conditional branches executed in the last location of the current 512_{10} microword block, which will cause a branch into the next higher 512_{10} block (target address + 512).) The return

	4	5	6	7
	20	25	30	40 72
	ALU	STORE	<u>S-BUS</u>	
	ADD NSOL OP11 AND ONE OP13 CMPL OP1 PASL CMPS OP2 PASS	A MPPA S5 B MPPB S6 CAB NOP S7 CNTR P S8	A MEU S5 B MPPA S6 CAB MPPB S7 CIR NOP S8	
	DBLS OP3 SANL DEC OP4 SONL INC OP5 SUB IOR OP6 XNOR	DSPI PNM S9 DSPL S S10 IOO SP S11 IRCM S1 TAB	CNTR P S9 DES S S10 DSPI SP S11 DSPL S1 TAB	
	NAND OP7 XOR NOR OP8 ZERO NSAL OP10	L S2 X M S3 Y MEU S4	IOI S2 X LDR S3 Y M S4	
-	MODIFIER CMHI HIGH CMLO LOW	<u>STORE</u> (SAME AS ABOVE)	OPERAND_ (DECIMAL OR OCTAL CONSTANT)	С О М М
	CONDITION	BRANCH SENSE	ADDRESS	— — Е — - N Т S
	ALZL0NRTAL0L15NSFPAL15MPPNSNGCNT4MRGNSTBCNT8NDECNSTRCOUTNINCONESENINTOVFLFLAGNLDRRUNHOINLTRUNEIR8NMDESKPFIR11NMLS	RJS (OR NO ENTRY)	(ANY IN CURRENT 512 WORD BLOCK. IF RTN IS ENTERED IN OP FIELD, THIS FIELD MUST BE BLANK). *IF THE MICRO- INSTRUCTION IS LOCATED IN THE LAST LOCATION OF A 512 ₁₀ WORD BLOCK THE TARGET ADDRESS IS DEFINED AS THE NEXT 512 ₁₀ WORD BLOCK (SEE TABLE 4-1).	S
-			ADDRESS (ANY ADDRESS IN CONTROL MEMORY) *	

Figure 4-4. Microassembler Format Micro-Orders



7115-10

address is saved for JSB's. If a RTN micro-order is encoded in the OP field, the address field *must* be empty. Table 4-1 outlines what kind of address entries can be made for the microassembler format. Summarizing word type III, you can accomplish:

- I/O Interrupt sensing
- Data and Arithmetic/Logic section condition sensing
- Operator Panel pushbutton operation sensing

4-6. WORD TYPE IV

Word type IV is used for unconditional microbranches. Unconditional microbranches are *always* executed. As in word type III, a return address is not saved when JMP is encoded in the OP field. A microbranch modifier may appear in the Modifier/Special field and only seven (IOFF, IOG, ION, J74, RJ30, RPT, and STFL) are available. Only four of the micro-orders actually modify the address. Word type IV can be identified by *no* CNDX code. Also, there will only be at most three fields. The microbranch target address can be *anywhere* in the 16K control memory address space. Address field entries are listed in table 4-1.

As mentioned in paragraph 4-1, you might want to be familiar with the microinstruction bit patterns so that you can calculate a microbranch address. When you look at a line of microassembler listing and examine, for example, the octal representation for a JMP microinstruction, you might see:

00311 32	20 014	047 J	JMP	WAIT
----------	--------	-------	-----	------

where:

00311 is the location of this microinstruction and

320 014047 is the coded content at location 00311

By converting the octal control memory content to the 24-bit word, you can determine the label WAIT address to be at 00301 as shown in figure 4-5. Note that the separation point between the three left octal digits and the six right octal digits is between bits 15 and 16. This procedure applies in a similar manner for any octal content conversion. Also see appendix B.

MEMORY CONTENT	:	3		2			0		0		1			4			0			4			7	
(BITS)	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT PATTERN	1	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	0	1	1	1
WORD TYPE IV FORMAT	Γ	0	P				_		· _	_	AD	DR	ESS		_			_				ECI		-
MICRO-ORDERS	JMP					1				I	NOF	P												
(ADDRESS OF WAIT																					

4-7. MICRO-ORDER DEFINITIONS

Definitions for each of the micro-orders (binary and microassembler format) appear in table 4-1. Note that the operation codes (OP field) do not necessarily always dictate the entries in the other fields. Also, as previously discussed, some word types share the same micro-orders. These definitions are arranged alphanumerically in the table according to the order of microassembler field occurrence for word type I through word type IV.

Explanations and examples of the use of many of these micro-orders appear in the sections that follow; in particular, section 7. You may not want to read all the micro-order definitions before you start microprogramming. If you have not been involved in microprogramming before and just want to scan the table and look ahead, refer to sections 6 and 7, and parts III and IV of this manual where you will find some microprogramming examples.

4-8. SUMMARY

Now you have references for the:

- Binary formats of the four word types.
- Binary patterns of all micro-orders.
- Microassembler formats of the four word types.
- Definitions for all micro-orders.
- Octal to binary conversion technique that you can reverse to convert micro-orders to the binary format.

Also refer to the binary arrangement summary in appendix C.

		L	DEFINITION							
	WORD TYPE I OP FIELD									
ARS	Meaning: Perform a single bit arithmetic shift of the A- and B-registers combined, with the A-register forming the low-order 16 bits. The direction of the shift is specified in the Special field: L1 for left, R1 for right.									
	Required micro-order (field) entries:								
	OP	SPECIAL	ALU	STORE	S-BUS					
	ARS	L1 or R1	PASS	В	В					
	If the Special field conta is lost, but the sign bit (I bits 14 and 15 differ bef number. ARITHMETIC LEFT SHIF	oit 15) remains un ore the shift opera T: SPECIAL = L1	changed. The C	Overflow register b hift multiplies by tw	it is set if B-registe					
	B-regis			A-register	• 1 0 • Zerc					
	If the Special field conta of the A-register is lost				3-register and bit (
	ARITHMETIC RIGHT SHI B-regist 15 14 • • • • • •			A-register	1 0 Lost					

	Table 4-1. Micro-Order Definitions (Continued)
MICRO- ORDER	DEFINITION
	WORD TYPE I - OP FIELD (CONT.)
CRS	Meaning: Perform a single bit circular rotate/shift on the combined A- and B-registers with the A-register forming the low order 16 bits. The direction of the rotate is specified in the Special field: L1 for left, and R1 for right.
	Required micro-order (field) entries:
	OP SPECIAL ALU STORE S-BUS
	CRS L1 or R1 PASS B B
	If the Special field contains L1, bit 15 of the B-register is transferred to bit 0 of the A-register.
	CIRCULAR LEFT SHIFT: SPECIAL ≠ L1
	B-register 15 14 · · · · · · 1 0 15 14 · · · · · · 1 0 N N N N N N N N N N N N N N N N N N N
	If the Special field contains R1, bit 0 of the A-register is transferred to bit 15 of the B-register.
	CIRCULAR RIGHT SHIFT: SPECIAL = R1 B-register 15 14 · · · · · · · 1 0 15 14 · · · · · · 1 0 15 14 · · · · · · 1 0 15 14 · · · · · · 1 0

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER		DEFINITION									
	W	ORD TYPE I - O	P FIELD (CONT.)							
DIV	Meaning: Perform a in the A- and B-regi usually repeated (16 RPT in the preceding a divide algorithm.	sters (least sign times for a full w	ificant bits in the ord divisor) by sp	A-register). This becifying the Spec	microinstruction is ial field micro-order						
	Required micro-order (field) entries:										
	<u></u>	SPECIAL	ALU	STORE	S-BUS						
	DIV	L1	SUB	В	В						
	The divide step is e	The divide step is executed as follows:									
	a. Subtract the L-register from the B-register (ALU = B-L)										
	ster) is too large. T	Dut flag is clear (0) he ALU result is no the divide step is									
	c. If a borrow is not required to complete the subtraction, the ALU Carry Our This means that the divisor is small enough and the result of the subtraction one bit and stored back into the B-register. Bit 15 of the A-register shifts B-register and bit 0 of the A-register is set to 1 (the carry out result). The complete.										
	Usage: The base se Group instruction m microprogramming. should have a 32-bi accomplished for pro the desired number	icroroutines at la When performing t left shift execu oper bit alignmen	abel DIV. This c 16 divide steps, ted before the F t before the division	an be used as a the numbers in the RPT and the first on. Also, the coun	an example in you e A- and B-register divide step. This i ter should be set fo						
	INITIAL CONTENTS:										
	B-register		A-register	، 	register						
	Dividend 16 Most Significant bits		Dividend 16 Least Dignificant bits	ū	livisor Absolute Yalue)						
	(Left Shifted)										
	AFTER REPEAT 16 TIMES OF DIVIDE STEP:										
	B-register		A-register	1	L-register						

MICRO- ORDER			DEFINITION								
_		WORD TYPE I - O	P FIELD (CONT	.)							
ENV	Meaning: Enable the overflow logic for the current ALU operation. If ADD is coded in the ALU field, the Overflow register does not set unless requested.										
	r ENVE (see below) ition is to be tested he and bit 15 output) or INC (increment) . Section 7 provides w register.										
ENVE	Meaning: Enable	the overflow and ex	tend logic for th	ne current ALU op	eration.						
	ENVE must be spe tested. To set the E be specified in OP	(test for) an overflow acified in the OP field Extend register as a field of the microins ALU (ALU Carry Ou	d of the microins result of the ALU struction. The Ext	truction in which th operation, the ENV	ne condition is to be /E micro-order must						
	Example:										
	OP	SPECIAL	ALU	STORE	S-BUS						
	[ENV] [ENVE]		ADD	S3	S3						
	See section 7 info	rmation on program	nmatically setting	g and clearing the	Overflow register.						


Table 4-1. Micro-Order Definitions (Continued)

		Definitions (C			
DEFINITION					
WORD TYPE I - OP FIELD (CONT.)					
Meaning: Perform a single bit logical shift of the A- and B-registers combined, with the A-register forming the low order 16 bits. The direction of the shift is specified in the Specia field: L1 for left, R1 for right.					
	SPECIAL		STORE	S-BUS	
LGS	L1 or R1	PASS	В	В	
If the Special field B-register is lost.	d contains L1, a 0 i	s shifted into bit	0 of the A-registe	er and bit 15 of the	
LOGICAL L	B-register		A-register	1 0 Zero	
If the Special field A-register is lost.	d contains R1, a 0	is shifted into bit	15 of the B-regis	ter and bit 0 of the	
LOGICAL R	B-register		A-register	1 0 Lost	
	Meaning: Perform A-register forming field: L1 for left, F Required micro-or <u>OP</u> LGS If the Special field B-register is lost.	Meaning: Perform a single bit logica A-register forming the low order 16 bit field: L1 for left, R1 for right. Required micro-order (field) entries: <u>OP</u> <u>SPECIAL</u> LGS L1 or R1 If the Special field contains L1, a 0 is B-register is lost. LOGICAL LEFT SHIFT: SPECIAL B-register Lost <u>15 14 · · · · · · · · · · · · · · · · · · </u>	WORD TYPE I - OP FIELD (CONT. Meaning: Perform a single bit logical shift of the A-A-register forming the low order 16 bits. The direction field: L1 for left, R1 for right. Required micro-order (field) entries: OP SPECIAL LGS L1 or R1 PASS If the Special field contains L1, a 0 is shifted into bit B-register Lost 15 If the Special field contains R1, a 0 is shifted into bit B-register is lost.	WORD TYPE I - OP FIELD (CONT.) Meaning: Perform a single bit logical shift of the A- and B-registers of A-register forming the low order 16 bits. The direction of the shift is specifield: L1 for left, R1 for right. Required micro-order (field) entries: OP SPECIAL ALU STORE LGS L1 or R1 PASS B If the Special field contains L1, a 0 is shifted into bit 0 of the A-register LOGICAL LEFT SHIFT: SPECIAL = L1 B-register A-register Lost 15 14 10 If the Special field contains R1, a 0 is shifted into bit 15 of the B-register Lost 15 14 Lost 15 14 H the Special field contains R1, a 0 is shifted into bit 15 of the B-register Lost B-register A-register A-register	

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER			DEFINITION		
	WORD TYPE I - OP FIELD (CONT.)				
					<u></u>
LWF	Meaning: Perform a one bit rotational shift of a 17-bit operand in the Rotate/Shifter where bit 17 is formed by the CPU flag (link with flag). The data rotates left one bit if L1 is in the Special field, or right one bit if R1 is in the Special field. If neither L1 or R1 are specified, LWF clears the CPU flag and no rotate takes place. ROTATIONAL RIGHT SHIFT: SPECIAL = R1 ALU Contents I_{15} I_{4} \cdots I_{10} I_{5} I_{4} \cdots I_{10} I_{5} I_{4} \cdots I_{10}				
MPY	Meaning: Perform a r is in the A-register. Required micro-order		re the multiplier is	s in the L-register a	and the multiplicand
	OP	SPECIAL	ALU	STORE	S-BUS
	MPY	R1	ADD	B	В
	The result is shifte forming bit 15. b. If bit 0 of the A-re stored back into	egister is a one, t ed right one bit ar egister is a zero, " the B-register w e A-register is shif is lost. The mult struction is usual ne preceding mic ply algorithm effe rep; i.e., step one ter by bit 1 of the	the L-register is a nd stored into the the S-bus (B-regisith the ALU Carr fited right and ALU iply step is comp lly repeated 16 to croinstruction. ectively multiplies multiplies the L-r A-register, etc. T	B-register with the ister value) is shift by Out flag forming U bit 0 fills vacated plete. times by specifying the L-register by t register by bit 0 of "hus to multiply the	bit position 15. Bit C ng the Special field he A-register bit tha A-register, step two

Table 4-1. Micro-Order Definitions (Continued)



			DEFINITION				
	w	ORD TYPE I - O	P FIELD (CONT	.)			
NOP	Meaning: No operation is specified for the OP field. Usage: This is the default micro-order when the OP field is left blank.						
NRM	Meaning: Perform a and S-bus data (no				register, A-register,		
	Left shift: The left n	ormalizing shift re	quires that the f	ollowing micro-ord	ers be used:		
	<u>OP</u>	SPECIAL	ALU	STORE	S-BUS		
	NRM	L1	PASS	*	*		
	*Desired Regist	ter					
	This will arithmetically shift the B-register, A-register, and S-bus data left one bit. If B-register bits 15 and 13 are different before the shift, the Repeat flip-flop is cleared. (Refer to the explanation of normal Repeat flip-flop operation under RPT in the Special field. This operation is an exception.)						
	B-register		A-register	S-b	us		
	15 14 • • • • 1	0 - 15 14	•••• 1 0	- 15 14 • •	•• 1 0 Zero		
				t.			
	Right shift: The right normalizing shift requires that the following micro-orders be used:						
	OP	SPECIAL	ALU	STORE	S-BUS		
	NRM	R1	PASS	*	•		
	*Desired Register						
	This will arithmetically shift the B-register, A-register, and S-bus data right one bit with the sign bit of the B-register preserved. No "special" conditions will clear the Repeat flip-flop (as opposed to the left shift usage).						
	B-register A-register S-bus 15 14 ••• 1 0						

	Table	4-1. Micro-	Order Defin	itions (Con	tinued)		
MICRO- ORDER	DEFINITION						
		WORD	TYPE I - OP F	IELD (Cont.)			
NRM (Continued)	numbers (with diff on to adjust the ex	erent expone xponent and s passed into	nts). In this ca	ise, one or th ig point into t	e other of the i the proper pos	aligning floating poin numbers is operate sition. The number alow is repeated th	
	<u>OP</u>	SPECIA			STORE	S-BUS	
	NRM	R1	P	ASS	S1	S1	
		a 48-bit two'	s complement	number in that tes the proc	he B-, A-, and	is as right shift. Fi S1-registers is to b	
	LABEL	<u>OP</u>	SPECIAL	ALU/ COND.	STORE	S-BUS- ADDRESS	
	NRM48	IMM		LOW DBLS XOR	CNTR L	O B B	
		JMP NRM JMP	CNDX RPT L1	AL15 PASS	S1	*+ 4 S1 NRM48+ 1	
	number of shifts		anzed and the	e counter cor	itains the two	s complement of th	
	NOTE						
	bit and ad	djacent bit are	e opposite in p	olarity and th	d when the ma e mantissa falls g up to but no	s in a range	

Table 4-1. Micro-Order Definitions (Continued)			
MICRO- ORDER	DEFINITION		
	WORD TYPE I OP FIELD (CONT.)		
READ	Meaning: Read data from main memory at the address specified in the M-register and store into the T-register. The CPU will pause if main memory is busy.		
	Usage: The M-register must be loaded prior to or during the microinstruction containing the READ micro-order. The data from main memory must be removed from the T-register within three microinstructions after the READ. Optimum performance is realized when the maximum number of microinstructions allowable are used between READ and TAB. Refer to section 7 for READ micro-order use considerations.		
RTN	Meaning: Jump to the return address, i.e., branch by "popping" the "top" address in the Save Stack into the CMAR. Note that there can be three levels of microsubroutines (JSB's). Usage: For word type I, CNDX is <i>not allowed</i> in the Special field so the "pop" operation and		
	branch are unconditionally made.		
WRTE	Meaning: Write the data in the T-register into the main memory address specified in the M-register. The CPU will pause if main memory is busy. Usage: The T-register must be loaded during the microinstruction containing the WRTE		
	micro-orders. Refer to section 7 for WRTE micro-order use considerations		

MICRO- ORDER	DEFINITION					
	WORD TYPE I AND II - SPECIAL FIELD					
ASG	Meaning: Bits 6 and 7 of the Instruction Register (IR) determine which of the following functions are to be performed:					
	IR bit Alter/Skip Group					
	7 6 Instruction					
	0 1 (CLE) Clear Extend register					
	1 0 (CME) Complement Extend register					
	1 1 (CCE) Set Extend register					
	Also, this micro-order loads the top of the Save Stack into the CMAR if the Alter/Skip Group conditions are not satisfied. It does <i>not</i> "pop" the Save Stack (i.e., the address also remains in the stack). The operation specified in the ALU field is forced to a PASS if IR bit 2 is a zero. Usage: This micro-order is used in the base set microprogram to implement the Alter/Skip Group instructions. It will not normally be used by the microprogrammer. Refer to section 7 use considerations.					
CLFL	Meaning: Clear the CPU flag.					
COV	Meaning: Clear the Overflow register. Refer to section 7 for information on programmatically setting and clearing the Overflow register.					
DCNT	Meaning: Decrement the counter (the lower 8 bits of the IR) by one.					
FTCH	Meaning: This micro-order (for use only in the base set) adjusts the Save Stack and performs other operations in relation to Memory Protect. If you are going to perform system emulatior you will find further details on this micro-order in appendix C. Otherwise, it is not to be used fo "normal" microprogramming.					
IAK	Meaning: Freeze the computer until time period T6 and then load the interrupt address into the Central Interrupt register (CIR) and generate an IAK signal to the I/O section. Clears the Indirect Counter in Memory Protect. Also places the dynamic mapping into the system map This microorder should not be used in a microinstruction with a READ or WRITE.					
	Usage: Not normally used by the user microprogrammer. Refer to section 7 for interrupt handling techniques.					
ICNT	Meaning: Increment the counter (the lower 8 bits of the IR) by one. Must not be followed by a word type III with a CNT4 or CNT8.					
INCI	Meaning: Increment the Indirect Counter in Memory Protect (if installed) by one. Usage: Used by microprograms that implement indirect addressing. If INCI is executed three times before the next FTCH or IAK appears in the Special field, the Interrupt Enable flag is set to allow the CPU to recognize interrupts. Used to prevent multiple indirect addressing levels from holding off recognition of I/O interrupt requests. If the following microinstruction includes a JTAB in the Special field, the actual branch called by JTAB is made only if the condition mapped by bits 19 through 14 of that microinstruction are met. Refer to section 7 for interrupt handling techniques.					

.	Table 4-1. Micro-Order Definitions (Continued)			
MICRO- ORDER	DEFINITION			
	WORD TYPE I AND II - SPECIAL FIELD (CONT.)			
IOFF	Meaning: Turn off the Interrupt Enable flag to disable recognition of power fail and I/O interrupts (does not disable Memory Protect or parity interrupts).			
	Usage: After the occurrence of a JTAB or three occurrences of INCI (if Memory Protect is installed) interrupts are again recognized.			
	IOFF should be used with caution since holding off interrupts could cause the loss of input and output data. Refer to section 7 for interrupt handling techniques.			
IOG	Meaning: Freeze the CPU ur til time period T2. Then enable the generation of I/O timing signals dependent upon the instruction in the IR.			
	Usage: Microprogrammed input and output require cooperation between the I/O section and microprogram control. Familiarity with the I/O system is mandatory. Refer to section 7 for information on forming and executing I/O microinstructions.			
ION	Meaning: Turn on the Interrupt Enable flag and allow the CPU to recognize power fail and I/O interrupts until the micro-order IOFF is executed.			
	Usage: An interrupt from any I/O device can be detected in two ways:			
	a. If a JTAB micro-order is executed and an interrupt is pending or the Run flip-flop is clear, execution is forced to control memory (CM) location 6 (the Halt-Or-Interrupt microroutine).			
	b. A test for interrupt pending or Run flip-flop clear can be performed by the executing microprogram by having an HOI encoded in the Condition field of a word type III microinstruction. Or, a test for a pending interrupt can be made by having NINT encoded in a word type III Condition field. The micro-order ION allows interrupts to be recognized. However, interrupts are not generated by the interrupt system unless an STF 0 I/O control command has been executed. Refer to the discussion of the interrupt system in your <i>Computer Series Operating and Reference Manual.</i> Refer to section 7 of this manual for interrupt handling considerations.			
JTAB	Meaning: This micro-order (for use only in the base set) maps instructions in the IR to the proper location in CM. If you are going to perform system emulation, you will find further details on this micro-order in appendix C. Otherwise, it is not to be used for "normal" microprogramming.			
L1	Meaning: Left shift one bit command to the Rotate/Shifter.			
	Lost - 15 14 · · · · · · · 1 0 Zero			
	Usage: Refer to MPY, DIV, CRS, LGS, ARS, NRM, and LWF. Without one of the previous OP field micro-orders, L1 performs a one bit logical left shift on data leaving the ALU.			

Formats

MICRO- ORDER			DEFINITION	I	
	WOR	D TYPE I AND II -	SPECIAL FIEL	D (CONT.)	
L4	Meaning: Four b	it left rotate comma	and to the Rotat	e/Shifter.	
	TO R/S		3 12 11 10 9	4 3 2 1 0 4 7 6 5 4 3 D T-bus	
MESP	tion with the ME performed (desig combinations of Usage: The DMS installation includ invoke the HP-wr you to write micr	U micro-order in the gnated Q0 through C these signals and t S must be installed for les availability of the itten DMS microrout	he Store and S- 27 for reference) their functions a por the MESP and standard" DM tines. The MESP pour DMS facility	bus fields. Eight c by combinations o re described in se I MEU micro-orders S Assembly langua and MEU micro-or	rder used in conjunc- lifferent functions are f MESP and MEU. The action 7. to be used. The DMS age instructions which ders are available for ughly understand the
MPCK	Protect fence or Usage: This mic DMS violation by Protect is not ins a. Micro-orders	DMS violation. ro-order is used wi v entering or modify stalled in the compo- s IRCM, M, or PNM	th any instruction ving protected r uter. It is subject can not be spe	on that may cause nemory. It need no t to the following: ecified in the Store	register for a Memory a Memory Protect or of be used if Memory field. nicroinstruction using
	MPCK is exe Refer to sec c. If there is no the MPCK m microinstruc Dual-Channe	ecuted. (MPCK is u tion 7 for reading, t a READ or WRTE r nust follow the micr tions. The MPCK m	sually used with writing and I/O nicro-order in the oinstruction con just <i>never</i> be fu DCPC) is installe	the WRTE micro- considerations using OP field (of the sata taining a READ or rther than two mic	order in the OP field.)
	OP	SPECIAL	ALU	STORE	S-BUS
	WRTE	MPCK	PASS	TAB	S1

MICRO- ORDER	DEFINITION
	WORD TYPE I AND II - SPECIAL FIELD (CONT.)
MPP1	Meaning: Generate a signal PP1SP to the Microprogrammable Processor Port (MPP). Usage: Refer to the <i>HP 21MX/21MX E-Series Computer I/O Interfacing Guide</i> for further information. Example microprogrammed use can be found in section 13 of this manual.
MPP2	Meaning: Generate a signal PP2SP to the MPP. Usage: Refer to the HP 21MX/21MX E-Series Computer I/O Interfacing Guide for further information. Example microprogrammed use can be found in section 13 of this manual.
NOP	Meaning: No operation in the Special field. Usage: This is the default operation if no other micro-order is specified in the Special field.
PRST	Meaning: This micro-order will clear the A- and B-Addressable flip-flops (AAF and BAF). Usage: This may be used by the microprogrammer to gain access to main memory locations 0 and 1. Refer to section 7 for read and write operation considerations.
RJ30	Meaning: When used in a word type I or II microinstruction (available also in word type IV), the definition of RJ30 is identical to that of a READ micro-order in a word type I OP field (i.e., a read operation takes place and no address modification action is defined).
RPT	Meaning: Repeat the next microinstruction for the number of times specified by the positive number in the least significant four bits of the IR counter. Usage: The next microinstruction must be a word type I and must not contain RTN in the OP field or RTN or JTAB in the Special field. The Repeat flip-flop is set by this micro-order which prevents the updating of the Microinstruction Register (MIR) and CMAR at the end of the next microinstruction. The counter decrements after each execution of the next microinstruction and, when the lower four bits are all zeros, the Repeat flip-flop is cleared. (Refer to the NRM, OP field micro-order for exception.) If the four least significant bits of the counter are zeros, the next microinstruction will be repeated 16_{10} (20_8) times.
RTN	Meaning: Return from a microsubroutine; i.e., branch to the CM address in the Save Stack. This address is loaded into the CMAR. If the Save Stack is empty (no microsubroutine previously executed), a return is made to CM location 0 (zero). Usage: Three levels of microsubroutines are the maximum allowable. RTN overrides the effect of a JMP or JSB in the OP field which are not allowable with RTN encoded in the Special field.
R1	Meaning: Right shift one bit command to the Rotate/Shifter. Zero 15 14

Formats

MICRO- ORDER	DEFINITION					
	WORD TYPE I AND II SPECIAL FIELD (CONT.)					
SHLT	Meaning: Clear the Run flip-flop.					
	Usage: The Run flip-flop and RUN LED on the Operator Panel is actually cleared at the completion of the word type I or II microinstruction following the one specifying SHLT. This micro-order should be used with caution by the microprogrammer.					
SOV	Meaning: Set the Overflow register. Refer to section 7 for information on programmatically clearing and setting the Overflow register.					
SRG1	Meaning: Execute the shift/rotate function specified by bits 6 through 9 of the IR. (Refer to your <i>Computer Series Operating and Reference Manual.</i>) The shift-rotate function is performed on the data that leaves the ALU. If IR bit 5 is set, clear the E-register (Extend register) after the shift. The function performed in the Rotate/Shifter is determined by IR bits 6 through 9 as follows: BITS					
	9876 FUNCTION PERFORMED IN ROTATE/SHIFTER					
	1000 Arithmetic left shift one bit.					
	1001 Arithmetic right shift one bit.					
	1010 Rotational left shift one bit.					
	1011 Rotational right shift one bit.					
	1100 Arithmetic left shift one bit, clear sign (bit 15).					
	1101 Rotational right shift one bit with E-register forming bit 16 17th bit).					
	1110 Rotational left shift one bit with E-register forming bit 16 (the 17th bit).					
	1111 Rotational left shift four bits.					
	0xxx No shift (bits 8, 7, and 6 can have any setting) except if bits 8, 7, and 6 are 101 or 110 and E-register could be undesirably updated. (Refer to your <i>Computer Series Operating and Reference Manual</i> Shift/Rotate Group information for instructions on how to avoid this situation.)					
	Usage: Refer to section 7 for considerations when using SRG1.					

Table 4-1. Micro-Order Definitions (Continued

MICRO- ORDER	DEFINITION			
	WORD TYPE I AND IISPECIAL FIELD (CONT.)			
SRG2	RG2 Meaning: Execute the shift/rotate function specified by bits 0, 1, 2, and 4 of the I your <i>Computer Series Operating and Reference Manual.</i>) The shift/rotate function formed on the data that leaves the ALU. The top of the Save Stack is loaded into unless IR bit 3 was set (a logical 1) and bit 0 of the T-bus was zero during the last or II microinstruction executed. The function performed in the Rotate/Shifter is det IR bits 0, 1, 2, and 4 as follows:			
	BITS 4 2 1 0 FUNCTION PERFORMED IN ROTATE/SHIFTER			
	1 000 Arithmetic left shift one bit.			
	1 0 0 1 Arithmetic right shift one bit.			
	1 0 1 0 Rotational left shift one bit.			
	1 0 1 1 Rotational right shift one bit.			
	1 100 Arithmetic left shift one bit, clear sign (bit 15).			
	1 101 Rotational right shift one bit with E-register forming bit 16 (the 17th bit).			
	1 110 Rotational left shift one bit with E-register forming bit 16 (the 17th bit).			
	1 1 1 1 Rotational left shift four bits.			
	0 x x x No shift (bits 2, 1, and 0 can have any setting) except if bits 2, 1, and 0 are 101 or 110, the E-register could be undesirably updated. (Refer to your <i>Computer Series Operating and Reference Manual</i> Shift/Rotate Group information for instructions on how to avoid this situation.)			
	Usage: Refer to section 7 for considerations when using SRG2.			
SRUN	Meaning: Set the Run flip-flop.			
	Usage: The RUN condition is not actually set until the next word type I or II is execu	ited.		
STFL	Meaning: Set the CPU flag.			

MICRO- ORDER	DEFINITION			
WORD TYPE I ALU FIELD				
	NOTE			
	Symbols used in the following ALU field equations are defined here for reference.			
	 means arithmetic function + means arithmetic function - means logical function "and". 			
	 + means logical function "or". ⊕ means logical function "exclusive or". S or L means the one's complement of the S-bus or the one's complement of the L-register. 			
ADD	Meaning: Add the data placed on the S-bus to the contents of the L-register.			
AND	Meaning: Logical "and" the L-register and S-bus: (L•S).			
CMPL	Meaning: Ones Complement the L-register.			
CMPS	Meaning: Ones complement data on the S-bus.			
DBLS	Meaning: Perform the following arithmetic function in the ALU with the S-bus: S plus S.			
DEC	Meaning: Decrement data on the S-bus by one.			
INC	Meaning: Increment data on the S-bus by one.			
IOR	Meaning: Logical "inclusive or" the L-register and S-bus: (L+S).			
NAND	Meaning: Logical "nand" the L-register and S-bus: (L-S).			
NOR	Meaning: Logical "nor" the L-register and S-bus: (L+S).			
NSAL	Meaning: Logical "and" the complement of the S-bus and the L-register: (S.L).			
NSOL	Meaning: Logical "or" the complement of the S-bus and the L-register: $(\overline{S}+L)$.			
ONE	Meaning: Set all 16 bits (logical one's) input to the Rotate/Shift logic.			
OP1	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: (S+L) plus 1.			
OP2	Meaning: Perform the following logical function in the ALU with the L-register and S-bus (S+T) plus 1.			
OP3	Meaning: Perform the following logical function in the ALU with the L-register and S-bus S plus (S•T) plus 1.			
OP4	Meaning: Perform the following logical function in the ALU with the L-register and S-bus $(S+L)$ plus $(S\cdot\overline{L})$ plus 1.			

Table 4-1.	Micro-Order	Definitions	(Continued)
------------	-------------	-------------	-------------

MICRO- ORDER	DEFINITION
	WORD TYPE I - ALU FIELD (CONT.)
OP5	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: (S•L). This micro-order has the same effect as the SANL micro-order.
OP6	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: S plus (S•L).
OP7	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: $(S+\vec{L})$ plus $(S\cdot L)$.
OP8	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: (S+L) minus 1.
OP10	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: (S+L) plus S.
OP11	Meaning: Perform the following logical function in the ALU with the L-register and S-bus: (S+ $\overline{L})$ plus S.
OP13	Meaning: Pass all zeros to the Rotate/Shifter. This micro-order has the same effect as the ZERO micro-order.
PASL	Meaning: Pass the L-register's contents to the Rotate/Shifter.
PASS	Meaning: Pass the S-bus data to the Rotate/Shifter. PASS is the default micro-order (NOP) in the ALU field. If no micro-order is encoded in the ALU field in a word type I microinstruction, a PASS will be inserted during microassembly. Data is not modified when a PASS appears in the ALU field.
SANL	Meaning: Logical "and" the S-bus and the complement of the L-register (S• \overline{L}); pass the result to the Rotate/Shifter. This micro-order has the same effect as the OP5 micro-order.
SONL	Meaning: Logical "or" the S-bus and the complement of the L-register (S+ \overline{L}); pass the result to the Rotate/Shifter.
SUB	Meaning: Subtract the L-register from the S-bus and pass the result to the Rotate/Shifter.
XNOR	Meaning: Logical "exclusive nor" the L-register and S-bus ($\overline{L \oplus S}$); pass result to the Rotate/Shifter.
XOR	Meaning: Logical "exclusive or" the L-register and S-bus (L \oplus S); pass the result to the Rotate/Shifter.
ZERO	Meaning: Pass all zeros to the Rotate/Shifter. This micro-order has the same effect as the OP13 micro-order.

MICRO- ORDER	DEFINITION			
	WORD TYPE I AND II- STORE FIELD			
А	Meaning: Store the data on the T-bus in the A-register.			
В	Meaning: Store the data on the T-bus in the B-register.			
САВ	Meaning: Store the data on the T-bus in the A- or B-register according to the value of IR bit 11:			
	IR bit 11 zero means A-register. IR bit 11 one means B-register.			
CNTR	Meaning: Store the lower eight bits of the S-bus (bits 0-7) in the counter (lower 8 bits of the IR).			
	Usage: Refer to section 7 use considerations.			
DSPI	Meaning: Store the one's complement of the lower eight bits of the S-bus in the Disp Indicator on the Operator Panel. (Note that only the least significant six bits are displayed This display indicates which register (or function) information appears in the Operator Pa Display Register. Refer to your <i>Computer Series Operating and Reference Manual</i> for det on the Operator Panel and its operation in the normal and special modes. The six indicate on the Operator Panel are associated with the S-bus as follows:			
	Display Indicator (S- bus) bit 7 6 5 4 3 2 1 0			
	Register Displayed - - S P T M B A in Normal Mode - - S P T M B A			
	Function Displayed in Special Modesftmyx			
	NOTE: Bits 7 and 6 not used. Usage: The Operator Panel Display Indicator or Indicators can be lit by bits the S-bus as follows: OP SPECIAL MOD. STORE	s 5 through 0 from OPERAND		
		373B		
	Lights indicator pointing to M-register.			
	OP SPECIAL MOD. STORE	OPERAND		
	IMM LOW DSPI	010B		
	Lights all indicators (Special mode) except the function "t" mode indicates that DMS map content is displayed in the Display Registe			

MICRO- ORDER	DEFINITION		
	WORD TYPE I AND II - STORE FIELD (CONT.)		
DSPL	Meaning: Store the data on the S-bus in the Operator Panel Display Register. This information should be coordinated with the Display Indicator.		
100	Meaning: Enable the S-bus onto the I/O bus.		
	Usage: To be used properly, this micro-order must be issued at T4 and T5 after an IOG (Special field) micro-order for I/O operation. The IOO micro-order is not the same as the IOO backplane signal. Refer to section 7 use considerations.		
IRCM	Meaning: Store the S-bus in the IR. Record the type of Assembly language instruction stored in the IR in Memory Protect hardware for use in determining any error conditions that occur during execution of the instruction. Store the least significant ten bits of the S-bus into the least significant ten bits of the M-register and clear the upper five bits of the M-register if S-bus bit 10 is zero.		
	Usage: Refer to section 7 for information on interfacing with Memory Protect.		
L	Meaning: Store the data at the output of the ALU into the L-register.		
	Usage: The L-register is used as the second operand in arithmetic functions.		
м	Meaning: Store the data on the S-bus in the M-register.		
	Usage: Do not store into the M-register between the READ micro-order and the subsequent TAB if references to the A- or B-registers are possible. Refer to section 7 for TAB micro-order use considerations.		
MEU	Meaning: DMS signal generation micro-order used in conjunction with Special field micro- order MESP and S-bus field micro-order MEU. Eight different functions are performed (desig- nated Q0 through Q7 for reference) by combinations of MESP and MEU. The combinations of these signals and their functions are described in section 7.		
	Usage: The DMS must be installed for the MEU and MESP micro-orders to be used. The DMS installation includes availability of the "standard" DMS Assembly language instructions which invoke the HP-written DMS microroutines. The MEU and MESP micro-orders are available for you to write microprograms using your DMS facility. You should thoroughly understand the DMS before using these micro-orders.		
MPPA and MPPB	Meaning: Generate the signals MPPAST and MPBST to the MPP.		
	Usage: Refer to the HP 21MX/21MX E-Series Computer I/O Interfacing Guide for further information. Example microprogram use can be found in section 13 of this manual.		
NOP	Meaning: No store operation is performed; this is the default micro-order when the Store field is left blank.		
Ρ	Meaning: Store the data on the T-bus in the P-register (Program Counter).		

Table 4-1. Micro-Order	Definitions	(Continued)
------------------------	-------------	-------------

MICRO- ORDER			DEFI		N	
	wo	RD TYPE I AND I	I - STORE	FIEL	D (CONT.)	
PNM	Meaning: Store the data on the T-bus in the P-register (Program Counter), and the data on S-bus in the M-register.			er), and the data on the		
	Usage: Useful in microprograms which perform multiword READ operations from main mem- ory, where the P-register points to the address in main memory to be read. In a single microinstruction, the microprogram can store P into the M-register via the S-bus and then increment P via the T-bus. An example of such an application is as follows:					
	OP	SPECIAL		ALU	STORE	S-BUS
	READ			INC	PNM	Р
					ictions with READ an t be used in the Sto	d WRTE micro-orders. ore field.
S	Meaning: Stor	e the data on the	T-bus in t	ne S-re	egister.	
SP	Meaning: Store the data on the T-bus in the SP-register.					
S1 thru S11	Meaning: Store the data on the T-bus in the indicated Scratch Register (S1 through S11).					
TAB	Meaning: Store the data on the T-bus in the A-register if the AAF (A-Addressable flip-flop) is set; store the data on the T-bus in the B-register if the BAF (B-Addressable flip-flop) is set store the data on the S-bus in the T-register (Memory Data Register) if neither AAF nor BAF is set. Data on the M-bus (as it loads the M-register) determines the setting of AAF or BAF as follows:			essable flip-flop) is set; neither AAF nor BAF is		
M-bus address FF States Register reference		Register referenced]			
		when M-register store is specified	· · · · · · · · · · · · · · · · · · ·		by TAB in store (or S-bus) field.	
		0	1	2	A	
		1	0	1	В	
		Any other value	0	0	Т]
	Note that the PRST micro-order clears the AAF and BAF flip-flops.					
	T-register is in TAB may not b	ternal to the Main N	Memory se and S-bu	ction.	It must not be used	cro-order is used. The as a working register. for microprogramming
Х	Meaning: Stor	e the data on the	T-bus in tl	ne X-re	egister.	
Y	Meaning: Stor	e the data on the	T-bus in t	ne Y-re	egister.	

Table 4-1. Micro-Order Definitions (Continued)			
MICRO- ORDER	DEFINITION		
	WORD TYPE I - S-BUS FIELD		
A	Meaning: Place the contents of the A-register on the S-bus.		
В	Meaning: Place the contents of the B-register on the S-bus.		
САВ	Meaning: Place the contents of the A- or B-register on the S-bus according to the value of IR bit 11:		
	IR bit 11 zero means A-register. IR bit 11 one means B-register.		
CIR	Meaning: Place the contents of the CIR on the S-bus (bits 5 through 0).		
CNTR	Meaning: Place the contents of the counter (lower 8 bits of the IR) on the lower 8 bits of the S-bus; the upper 8 bits are ones. See "NOTE" under IOI, below, and TAB "Usage", page 4-34.		
DES	Meaning: Enable the Remote Program Load Configuration Switches onto the S-bus. These are a set of eight programmable switches that place data on the S-bus as follows: NOTE		
	An open switch represents a logical 1 on the S-bus.		
	Switch No. 8 7 6 5 4 3 2 1		
	S-Bus bit 15 14 10 9 8 7 6 0		
	Undriven S-bus bits are logical ones.		
	Usage: Used in the base set microprogrammed bootstrap routine. Refer to your <i>Computer Series Operating and Reference Manual</i> operating procedures for additional loader information. Also refer to section 7 of this manual. See "NOTE" under IOI, below, and TAB "Usage", page 4-34.		
DSPI	Meaning: Place the eight bits of the Operator Panel Display Indicator (complemented) on the		
	S-bus. The upper eight bits of the S-bus are set to ones.		
	Usage: Refer to the DSPI Store field definition for Display Indicator bit significance.		
DSPL	Meaning: Place the contents of the Operator Panel Display Register on the S-bus.		
101	Meaning: Enable the I/O bus onto the S-bus.		
	Usage: This is used to transfer data from an I/O device to the S-bus. See section 7 for considerations in I/O microprogramming.		
	NOTE		
	When IOI is used in conjunction with select code 01, 02, 03, 04, or 05, the following microinstruction's S-bus field must not have CNTR, DES, or LDR if the unspecified (and assumed to be "1") S-bus bits must be in a known state; similarly, the microinstruction must not be word type II (IMM).		




Table 4-1	Micro-Order	Definitions	(Continued)
$1 \mathbf{a} \mathbf{D} \mathbf{c} \mathbf{T} \mathbf{T} \mathbf{I}$		Donning	(Combined)

MICRO- ORDER	DEFINITION		
WORD TYPE I - S-BUS FIELD (CONT.)			
MPPA and MPPB	Meaning: Generate signals MPAEN and MPBEN. (MPAEN is not used.)		
	Usage: Refer to the HP 21MX M-Series and E-Series Computers I/O Interfacing Guide for further information. Example microprogram use can be found in section 13 of this manual.		
NOP	Meaning: All ones are on the S-bus.		
	Usage: This is the default micro-order when the S-bus field is not specified in a microinstruction.		
Р	Meaning: Place the content of the P-register on the S-bus.		
S	Meaning: Place the content of the S-register on the S-bus.		
SP	Meaning: Place the contents of the SP-register on the S-bus.		
S1 thru S11	Meaning: Place the contents of the indicated Scratch Register (S1 through S11) on the S-bus.		
ТАВ	Meaning: Place the contents of the T-register (Memory Data Register) on the S-bus if neither AAF (A-Addressable flip-flop) nor the BAF (B-Addressable flip-flop) is set; place the contents of the A-register on the S-bus if the AAF is set; place the contents of the B-register on the S-bus if the BAF is set. Data on the M-bus (as it loads the M-register) determines the setting of AAF or BAF. Refer to AAF, BAF flip-flop setting information under the Store field TAB micro-order.		
	Usage: TAB may not be used in the S-bus and Store fields simultaneously. Data in the T-register must be removed within three microinstructions after the READ micro-order is used. A microinstruction with a TAB micro-order in the S-bus field must not be followed by a microinstruction with a DES, CNTR, or LDR S-bus field micro-order where the unspecified (and therefore, assumed to be "1") S-bus bits are required to be in a known state. The S-bus field TAB also must not be followed by a word type II microinstruction where the byte that is not the Operand is required to be in a known "1" state. Refer to section 7 for considerations when using TAB.		
X	Meaning: Place the contents of the X-register on the S-bus.		
Y	Meaning: Place the contents of the Y-register on the S-bus.		
	WORD TYPE II - OP FIELD		
IMM	Meaning: Place 16 bits on the S-bus consisting of the 8-bit binary Operand and 8 bits of ones. Determination of which 8 bits of the S-bus receive the Operand and which 8 bits receive all ones is made by the Modifier field.		
	Usage: Refer to the word type II Modifier field micro-orders for Operand examples.		
	WORD TYPE II - SPECIAL FIELD		
	(All Special field micro-orders are the same as for word type I.)		

MICRO- ORDER	DEFINITION						
	WORD TYPE II - MODIFIER FIELD						
СМНІ	Meaning: The 16 bits received by the S-bus consist of the following:						
	Bits 15 through 8 = Operand. (Refer to the information on word type II Operand.)						
	Bits 7 through $0 = $ all ones.						
	The S-bus data is then complemented as it passes through the ALU.						
	Usage: See below.						
	MICROINSTRUCTION: <u>OP</u> <u>SPECIAL</u> <u>MODIFIER</u> <u>STORE</u> <u>OPERAND</u> IMM <u>CMHI</u> L <u>367B</u>						
	S-bus BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
	CONTENT 1 1 1 0 1 </td						
	OPERAND (367B)						
	Result (BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
	Out of ALU CONTENT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0						
	OPERAND Complemented						
CMLO	Meaning: The 16 bits received by the S-bus consist of the following:						
	Bits 15 through $8 = $ all ones.						
	Bits 7 through 0 = Operand. (Refer to the information on word type II Operand.)						
	The S-bus data is then complemented as it passes through the ALU.						
	Usage: See below.						
	MICROINSTRUCTION: <u>OP</u> <u>SPECIAL</u> <u>MODIFIER</u> <u>STORE</u> <u>OPERAND</u> IMM <u>CMLO</u> <u>S2</u> <u>020B</u>						
	S-bus { BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
	CONTENT 1 1 1 1 1 1 0 0 1 0 </td						
	OPERAND						
	Result BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
	Out of ALU CONTENT 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1						
	OPERAND Complemented						

MICRO- ORDER	DEFINITION
	WORD TYPE II - MODIFIER FIELD (CONT.)
HIGH	 Meaning: The 16 bits received by the S-bus consist of the following: Bits 15 through 8 = Operand. (Refer to the information on word type II Operand.) Bits 7 through 0 = all ones. The S-bus data is then passed through the ALU without modification. Usage: See below.
	MICROINSTRUCTION: <u>OP SPECIAL MODIFIER STORE OPERAND</u> IMM HIGH S5 232B
	S-bus and BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Result Out
	of ALU CONTENT 1 0 0 1 1 0 1 0 1 1 1 1 1 1 1 1
	OPERAND
LOW	 Meaning: The 16 bits received by the S-bus consist of the following: Bits 15 through 8 = all ones. Bits 7 through 0 = Operand. (Refer to the information on the word type II Operand.) The S-bus data is then passed through the ALU without modification. Usage: See below.
	MICROINSTRUCTION: <u>OP</u> <u>SPECIAL</u> <u>MODIFIER</u> <u>STORE</u> <u>OPERAND</u> IMM LOW S11 111B
	S-bus and BIT NO. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Result Out
	Description CONTENT 1 1 1 1 1 1 0 0 1 <th1< th=""> 1 1</th1<>
	OPERAND

MICRO- ORDER			DEFINITION		
		WORD TYPE II	- STORE FIELD		
	(All Store field micro	o-orders are the	same as for word ty	vpe I.)	
	v	ORD TYPE II -	OPERAND FIELD		
	d (eight bits) must be an in the following constrain		s a constant). The i	nteger can be ar	n octal or decimal
a. The dec	imal number must be in	the range 0 to 2	255.		
b. The octa	al number must be in the	range 0 to 377,	, followed by "B".		
Examples:					
117B,	117, 198,	5,	10B		
	V	VORD TYPE III -	BRANCH FIELD		
JMP	condition in the Con (RJS not specified),	dition (and Brand make the microb ified in the Brand	as specified in the A ch Sense) field is me pranch if the condition ch Sense field, mak lse.	et. If the Branch S on specified in the	ense field is blank Condition field is
			ecial field micro-orde as described in the		
	BRANCH	SPECIAL	CONDITION	BRANCH SENSE	ADDRESS
	JMP	CNDX	AL15		*+2
	A microbranch will c type I or II microins		he ALU output was s	et during executi	on of the last word
	BRANCH	SPECIAL	CONDITION	BRANCH SENSE	ADDRESS
	JMP	CNDX	AL15	RJS	ADDRESS
			5 of the ALU output v xecuted (no microb		
JSB	the condition in the Branch Sense field, field is true. If RJS i branch is made, the to be used as the r	Condition (and E the microbranch s specified, the r current microins eturn address.	M address specified i Branch Sense) field i n will be made if the microbranch will be i truction address plus utine branches can b	s met. If RJS is n condition specifie made if the cond s one is pushed o	not specified in the ed in the Condition ition is false. If the

	Table 4-1. Micro-Order Definitions (Continued)
MICRO- ORDER	DEFINITION
	WORD TYPE III - BRANCH FIELD (CONT.)
RTN	Meaning: Branch to a return address; i.e., branch by "popping" the Save Stack into the CMAR using the address in the Save Stack. Note that there are three levels of microsubroutine branches (JSB's) so there can be three levels of RTN.
	Usage: For word type III, CNDX is always specified in the Special field and the "pop" operation is made <i>only</i> if the state in the Condition and Branch Sense fields is met. Otherwise, the next microinstruction is executed.
	Also of interest may be the discussions of JSB for word types I and III and special considera- tions about returns when the word type I Special field mnemonics ASG and SRG2 are used.
	WORD TYPE III - SPECIAL FIELD
CNDX	Meaning: This Special field micro-order specifies word type III - conditional branches and returns.
	Usage: Used in conjunction with JMP, JSB, or RTN in the Branch field.
	WORD TYPE III - CONDITION FIELD
ALZ	Meaning: The ALU output was equal to zero as a result of the last word type I or II microinstruction execution.
ALO	Meaning: Bit zero of the last output from the ALU was set by the last word type I or II microinstruction execution.
AL15	Meaning: Bit 15 of the last output from the ALU was set by the last word type I or II microinstruction execution.
CNT4	Meaning: The last four bits of the counter are zeros. Previous instruction must not contain an ICNT instruction.
CNT8	Meaning: All eight bits of the counter (lower byte of the IR) are zeros. Previous instruction must not contain an ICNT instruction.
COUT	Meaning: The ALU Carry Out flag bit was set by the last ALU operation in the last word type I or II microinstruction execution.
E	Meaning: The Extend (E) register bit is set.
FLAG	Meaning: The CPU flag bit is set.
HOI	Meaning: The Operator Panel RUN/HALT switch is not set to RUN or there is an interrupt pending (i.e., halt-or-interrupt).
	Usage: This micro-order is used to check for interrupts. Use is necessary because micro- programs cannot be interrupted unless a check for interrupts is made. Refer to section 7 for considerations in using HOI.
IR8	Meaning: Bit 8 of the IR is set.
IR11	Meaning: Bit 11 of the IR is set.
LO	Meaning: Bit zero of the L-register is set.
L15	Meaning: Bit 15 of the L-register is set.

Table 4-1. Micro-Order Definitions (Continued)

MICRO- ORDER	DEFINITION
	WORD TYPE III - CONDITION FIELD (CONT.)
MPP	Meaning: Test for a signal MPP received at the MPP. The L-register must not be changed in the microinstruction immediately preceeding the microinstruction containing MPP.
	Usage: Used in conjunction with the MPP1 and MPP2 Special field micro-orders and with MPPA and MPPB Store and S-bus field micor-orders of word type I microinstructions. Refer to the <i>HP 21MX M-Series and E-Series Computers I/O Interfacing Guide</i> for further information. Example microprogram use will be found in section 13 of this manual.
MRG	Meaning: A Memory Reference Group instruction is in the IR; i.e., IR bits 14, 13, and 12 are not all zero.
NDEC	Meaning: The Operator Panel DEC M/m pushbutton is not actuated.
NINC	Meaning: The Operator Panel INC M/m pushbutton is not actuated.
NINT	Meaning: An interrupt is not pending.
NLDR	Meaning: The Operator Panel IBL/TEST pushbutton is not actuated.
NLT	Meaning: The Operator Panel Register Select (left) pushbutton is not actuated.
NMDE	Meaning: The Operator Panel MODE pushbutton is not actuated.
NMLS	Meaning: Memory was not lost as a result of the last power down or power failure.
NRT	Meaning: The Operator Panel Register Select (right) pushbutton is not actuated.
NSFP	Meaning: A standard Operator Panel is not installed on the computer.
NSNG	Meaning: The Operator Panel INSTR STEP pushbutton is not actuated.
NSTB	Meaning: None of the following Operator Panel pushbuttons are actuated:
	INSTR STEP Register Select right (\rightarrow) Register Select left (\leftarrow) MODE IBL/TEST INC M/m DEC M/m STORE RUN PRESET
NSTR	Meaning: The Operator Panel STORE pushbutton is not actuated.
ONES	Meaning: All 16 bits of the last output from the ALU were set (tested before the Rotate/Shifter) as a result of the last word type I or II microinstruction execution.
OVFL	Meaning: The Overflow register bit is set.
RUN	Meaning: The computer's Run flip-flop is set.

Table 4-1. Micro-Order Definitions (Continued)

MICRO-	
ORDER	DEFINITION
	WORD TYPE III - CONDITION FIELD (CONT.)
RUNE	Meaning: The LOCK/OPERATE switch is in the OPERATE position.
	NOTE
	In LOCK position, the RUN and HALT switches are disabled.
SKPF	Meaning: The I/O signal SFS is present (I/O time is T3 to T5) and the addressed I/O device flag is set; or, the I/O signal SFC is present (I/O time is T3 to T5) and the addressed I/O device flag is clear.
	Usage: Refer to section 7 for information on I/O microprogramming considerations for use of the SKPF micro-order.
	WORD TYPE III - BRANCH SENSE FIELD
RJS	Meaning: Perform the branch or return specified in the Branch field if the condition specified in the Condition field is <i>not</i> met. The Condition field micro-order specifies the condition under which a branch or return can take place; the RJS micro-order in effect reverses the sense of the condition. For example, if a conditional branch is specified if the Flag bit is set (jump if Flag bit set), the RJS micro-order will reverse the condition so that the branch occurs if the Flag bit is not set. If the Branch Sense field is blank (NOP), the condition sense is not reversed (i.e., is the same as described in each of the Condition field micro-orders).

·····		icro-Order Definitions	s (Continueu)	
MICRO- ORDER		DEFINITIC	DN	
	WORD	TYPE III - ADDRESS F	FIELD	
	be made to any address in the microassembler format c			
where the "B" s is xx777 ₈), the	ress (d) must be in the rang signifies octal. If the word typ range is defined as the next 5 ust be in one of the followin	e III is located in the last a 512 ₁₀ word block. A comp	address in a 512 ₁₀ word	d block (i.e., address
*+ d *- d LABEL + d LABEL - d *+ kB *- kB LABEL + kE LABEL - kE LABEL				
where:				
* me	eans "this address".			
d me	eans a decimal number.			
k me	ans an octal number (follow	ved by B).		
LABEL me	eans a microinstruction or pse	eudo-instruction label that	is defined elsewhere i	n the microprogram.
Examples:				
Examples.			BRANCH	
BRANCH	SPECIAL	CONDITION	SENSE	ADDRESS
JMP	CNDX	NSNG		*+2
JMP	CNDX	FLAG		*-4
JSB	CNDX	CNT4	RJS	FETCH + 1
JSB	CNDX	IR8		TIME -4
JMP	CNDX	IR11	RJS	*+ 7B
JMP	CNDX	LO		*–2B
JMP	CNDX	ALZ		LOOP
RTN	CNDX	ALZ	RJS	
		NOTE		

When RTN is encoded in the Branch field, no address should be encoded. The address in the Save Stack is used to load the CMAR.

Except as noted above, the target address of the branch must be within the current 1000 octal (512 decimal) locations (two modules). The complete absolute address must be specified. For example, if a conditional branch microinstruction is within CM addresses 03000 and 03777, no target address may be outside the range 03000 to 03777.

Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using the RTE Microassembly language.

MICRO- ORDER		DEFINITION	
	WORD TYPE IV -	BRANCH FIELD	
JMP	Meaning: Branch unconditionally to the micro-order) specified in the Address CM.		
	Usage: Refer to the Modifier/Special	field micro-orders and	the Address field discussions.
JSB	Meaning: Branch unconditionally to the modified by a Modifier/Special field address is stored on top of the Save	micro-order) specified i	in the Address field. The return
	Usage: Refer to information in the wo RTN micro-order discussion for the v		
	WORD TYPE IV - MOD	DIFIER/SPECIAL FIELD)
IOFF	Meaning: Turn off the Interrupt Enabl not disable power fail, Memory Prote		
	Usage: No modification is made to the a word type IV microinstruction. After t Memory Protect is installed) interrup caution since holding off interrupts of section 7 for interrupt handling.	he occurrence of a JTAE ots are again recognize	3 or three occurrences of INCI (i ed. IOFF should be used with
IOG	Meaning: Freeze the CPU until time signals dependent upon the instruction Branch field while modifying the fourt field (according to the I/O instruction j determine the microbranch address	on in the IR. Perform the h and third bits (bits 8 a ump table) for the final a	and 7, figure 4-2) of the Addres address. Bits 8, 7, and 6 of the I
	ASSEMBLY LANGUAGE INSTRUCTION IN IR	IR BITS 8, 7, 6	ADDRESS FIELD BITS 8 AND 7 REPLACED BY:
	MIA or MIB	100	0 0
	LIA or LIB	101	0 1
	OTA or OTB	110	1 0
	HLT	000	1 1
	CLO or CLF	001	1 1
	STO or STF	001	1 1
	SFC or SOC	010	1 1
	SFS or SOS	011	1 1
	STC or CLC	111	1 1
	Usage: IOG can also be used in the address modification since the JMP mandatory to properly use this micr forming and executing I/O microinst	or JSB is not present. F o-order. Refer to sectio	Familiarity with the I/O system

Table 4-1. Micro-Or	der Definitions	(Continued)
---------------------	-----------------	-------------

MICRO- ORDER	DEFINITION
	WORD TYPE IV - MODIFIER/SPECIAL FIELD (CONT.)
ION	Meaning: Turn the Interrupt Enable flag on and allow the CPU to recognize standard device interrupts until the micro-order IOFF is executed. Modify the first and second bits (bits 6 and 5, figure 4-2) of the Address field two least significant bits according to bits 1 and 0 of the IR (i.e., IR bits 1 and 0 replace bits 6 and 5 in the Address field).
	Usage: An interrupt from any I/O device can be detected in two ways:
	 If a JTAB is executed and an interrupt is pending or the Run flip-flop is clear, execution is forced to location 6 in CM.
	b. A test for interrupt pending or Run flip-flop clear can be performed by the executing microprogram by having an HOI encloded in the Condition field of a word type III microinstruction. Or, a test for interrupt pending can be made by having NINT encoded in the Condition field. The micro-order ION allows interrupts to be recognized. However, interrupts are not generated by the interrupt system unless a STF 0 I/O control command has been executed. Refer to the discussion of the interrupt system in your <i>Computer Series Operating and Reference Manual</i> . Refer to section 7 for considerations for interrupt handling.
J74	Meaning: Modify the four least significant bits of the Address field (bits 8, 7, 6 and 5, figure 4-2) with bits 7 through 4 of the IR; i.e., IR bits 7 through 4 replace bits 8 through 5 in the microbranch Address field to determine the actual JMP or JSB address.
NOP	Meaning: No operation. This is the default operation if no other micro-order is specified in the Special field for word type IV. No modification is made to the JMP or JSB address.
RJ30	Meaning: Modify the four least significant bits of the Address field (bits 8, 7, 6 and 5, figure 4-2) with bits 3 through 0 of the IR and begin a READ operation of main memory; i.e., IR bits 3 through 0 replace bits 8 through 5 in the branch Address field to determine the actual JMP or JSB address. The READ operation is the same as described for the word type I OP field.
	Usage: Refer to the word type I OP field READ micro-order definition for M-register considerations.
RPT	Meaning: Repeat the next microinstruction for the number of times specified by the positive number in the least significant four bits of the (IR) counter. No modification to the microbranch Address field is made.
	Usage: Same as for the word type I and II Special field RPT micro-order.
STFL	Meaning: Set the CPU flag and then perform the JMP or JSB to the address specified in the Address field. No modification is made to the address.
	Museum

Table 4-1. Micro-Order Definitions (Contin	ued)
--	------

WORD TYPE IV - ADDRESS FIELD A branch may be made to any address in CM. The entry for the microassembler format can be an octal, decim or computed address. Same as requirements for the Address field in word type III. A decimal address (d) must be in the range 0 to 16383. An octal address (kB) must be in the range 0B 37777B, where the "B" signifies octal. A computed address which is within the decimal or octal range must be one of the following forms: *+d -d LABEL + d LABEL + d LABEL + d LABEL + kB LABEL + kB LABEL + kB LABEL - kB LABEL - kB LABEL - kB LABEL - kB LABEL means "this address". d means a decimal number. k means a octal number (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprograme texamples: <u>BRANCH</u> <u>SPECIAL</u> (NO ENTRY) (NO ENTRY) ADDRESS JSB IOFF *+11 JMP FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	MICRO- ORDER		DEFINITI	ON	
or computed address. Same as requirements for the Address field in word type III. A decimal address (d) must be in the range 0 to 16383. An octal address (kB) must be in the range 0B 37777B, where the "B" signifies octal. A computed address which is within the decimal or octal range must be one of the following forms: *+ d *- d LABEL + d LABEL + d LABEL - d *+ kB kB LABEL + kB LABEL - kB LABEL where: * means "this address". d means a decimal number. k means an octal number. K means an		WORD	TYPE IV - ADDRESS FI	ELD	
37777B, where the "B" signifies octal. A computed address which is within the decimal or octal range must be one of the following forms: *+d *-d LABEL +d LABEL -d *+kB kB LABEL +kB LABEL - kB LABEL - kB LABEL - kB LABEL - kB LABEL means a decimal number. k means a decimal number. k means a noctal number. (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: MODIFIER/ JSB IOFF JSB IOFF *+11 FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t					e an octal, decima
*+d -d LABEL +d LABEL +d LABEL -d *+kB -kB LABEL +kB LABEL +kB LABEL -kB LABEL -kB LABEL where: means a decimal number. k means an octal number (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: Examples: Examples: MODIFIER/ JSB IOFF *+11 JMP ADDRESS (NO ENTRY) (NO ENTRY) ADDRESS *+11 JMP *+11 (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	37777B, where the	"B" signifies octal. A co			
LABEL + d LABEL - d * + kB - kB LABEL + kB LABEL - kB LABEL					
LABEL -d *+k8 *-k8 LABEL + k8 LABEL - k8 LABEL means a decimal number. k means an octal number. k means a notal number (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: MODIFIER/ JSB IOFF (NO ENTRY) (NO ENTRY) ADDRESS *+11 JMP * +11 FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	* – d				
*+ kB *- kB LABEL + kB LABEL - kB LABEL where: * means "this address". d means a decimal number. k means an octal number (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: * BRANCH SPECIAL (NO ENTRY) (NO ENTRY) ADDRESS JSB IOFF *+ 11 JMP * FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	LABEL + d				
*-kB LABEL + kB LABEL - kB LABEL where: * means "this address". d means a decimal number. k means an octal number (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: BRANCH SPECIAL (NO ENTRY) (NO ENTRY) ADDRESS JSB IOFF *+11 JMP FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	LABEL – d				
LABEL + kB LABEL - kB LABEL * means "this address". d means a decimal number. k means an octal number (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: MODIFIER/ JSB IOFF (NO ENTRY) (NO ENTRY) ADDRESS JSB IOFF *+ 11 JMP *+ 11 FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	*+ kB				
LABEL - KB LABEL where: * means "this address". d means a decimal number. k means an octal number (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: BRANCH <u>SPECIAL</u> (NO ENTRY) (NO ENTRY) <u>ADDRESS</u> JSB IOFF *+11 JMP *+11 FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	*-kB				
LABEL where: * means "this address". d means a decimal number. k means an octal number (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: MODIFIER/ JSB IOFF JSB IOFF *+11 JMP *+11 Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	LABEL + kB				
* means "this address". d means a decimal number. k means an octal number (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: MODIFIER/ SPECIAL (NO ENTRY) (NO ENTRY) JSB IOFF *+11 JMP FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t					
* means "this address". d means a decimal number. k means an octal number (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: MODIFIER/ JSB IOFF JSB IOFF (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	where:				
k means an octal number (followed by B). LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: MODIFIER/ SPECIAL (NO ENTRY) (NO ENTRY) JSB IOFF *+11 FETCH (Refer to the word type III Address field examples.) FETCH		"this address".			
LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: MODIFIER/ SPECIAL (NO ENTRY) (NO ENTRY) JSB IOFF *+11 JMP FETCH FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	d means	a decimal number.			
LABEL means a microinstruction or pseudo-instruction label that is defined elsewhere in the microprogram Examples: MODIFIER/ SPECIAL (NO ENTRY) (NO ENTRY) JSB IOFF *+11 JMP FETCH FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	k means	an octal number (follow	wed by B).		
MODIFIER/ SPECIAL (NO ENTRY) (NO ENTRY) ADDRESS JSB IOFF *+11 JMP FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	LABEL means	a microinstruction or ps	eudo-instruction label tha	t is defined elsewhere in	the microprogram
BRANCH SPECIAL (NO ENTRY) (NO ENTRY) ADDRESS JSB IOFF *+ 11 *+ 11 JMP FETCH * (Refer to the word type III Address field examples.) Fetrer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t					
BRANCH SPECIAL (NO ENTRY) (NO ENTRY) ADDRESS JSB IOFF *+ 11 *+ 11 JMP FETCH * (Refer to the word type III Address field examples.) Fetrer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	Examples:				
JMP FETCH (Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	Examples:				
(Refer to the word type III Address field examples.) Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t			(NO ENTRY)	(NO ENTRY)	ADDRESS
Refer to section 6 for additional information on CM addressing. Refer to section 8 for information on using t	BRANCH	SPECIAL	(NO ENTRY)	(NO ENTRY)	
	BRANCH	SPECIAL	(NO ENTRY)	(NO ENTRY)	
	BRANCH JSB JMP (Refer to the word Refer to section 6 f	IOFF type III Address field e	examples.)	· <u> </u>	*+ 11 FETCH
	BRANCH JSB JMP (Refer to the word Refer to section 6 f	IOFF type III Address field e	examples.)	· <u> </u>	*+ 11 FETCH
	BRANCH JSB JMP (Refer to the word Refer to section 6 f	IOFF type III Address field e	examples.)	· <u> </u>	*+ 11 FETCH
	BRANCH JSB JMP (Refer to the word Refer to section 6 f	IOFF type III Address field e	examples.)	· <u> </u>	*+ 11 FETCH
	BRANCH JSB JMP (Refer to the word Refer to section 6 f	IOFF type III Address field e	examples.)	· <u> </u>	*+ 11 FETCH
	BRANCH JSB JMP (Refer to the word Refer to section 6 f	IOFF type III Address field e	examples.)	· <u> </u>	*+ 11 FETCH

Section 5 TIMING CONSIDERATIONS

TIMING CONSIDERATIONS

Certain details about computer timing must be considered for microprogramming applications so that you can:

- Intelligently and effectively make the most use of computer time when you execute your microprograms.
- Synchronize microinstructions properly for the operations that you wish to perform with your microprograms.

The information you need about the computer's timing to effectively microprogram can be categorized into four areas:

- Basic definitions of the time periods and an idea of the functions involved in timing.
- Conditions that can vary the speed of execution of your microprograms.
- How to estimate execution time for an individual microcycle and for an I/O cycle.
- How to determine the overall effect of combined timing factors on an executing microprogram.

This section will provide you with all the basic computer timing information that you will need for microprogramming. Section 7 provides additional information on considerations involved in combining micro-orders and microinstructions for synchronizing various operations. The subject of timing involves many aspects of computer operation but the discussions in this manual will be limited to timing only as it relates to your user microprogramming.

5-1. COMPUTER SECTIONS INVOLVED IN TIMING

There are three parts or "functions" of the computer that must be considered when microprogramming:

- The Control Processor and Arithmetic Logic section.
- The Main Memory section.
- The I/O section.


Each of these "functions" essentially operates asynchronously until they are required to communicate in order to perform a "unit" task such as a main memory read or write operation, or some I/O operation.

In normal operation, the Control Processor and Arithmetic Logic section can operate at the fastest rate of any of the functions in the computer. Main memory is the next slowest and the I/O section (understandably) requires the longest cycle time.

Some operations involving main memory take some additional time if certain accessories (DMS or DCPC) are installed. The timing factor for DMS will be discussed in this section but, for the microprogramming application, DCPC operation can only be estimated as taking a percentage of overall microprogram execution time. Section 13 provides some guidelines on calculations when considering DCPC. There is an internal main memory operation (refresh) that can be calculated by taking a percentage of overall microprogram execution time; this is also discussed in section 13. In the timing calculations in this section, these "unpredictable" factors (DCPC and memory refresh) will be considered transparent for user microprogramming applications.

5-2. REVIEW AND EXPANSION OF TIMING DEFINITIONS AND TERMS

Recall from the section 2 timing definitions that the Control Processor executes one microinstruction during one microcycle. The microcycle (also designated a T-period) is the time required to completely execute the microinstruction (which is composed of up to five micro-orders). In order to sequentially execute the micro-orders in the various fields of any particular microinstruction, it can be seen that another timing interval is needed. In figure 5-1 you will see that each microcycle is partitioned into a number of intervals designated P1 through P5 and also, for reasons which will be discussed shortly,



7115-13

Figure 5-1. Basic Timing Definitions

that intervals designated E1 through E3 also exist. Each E- or P-interval is always 35 nanoseconds long. One exception, which will be discussed shortly, is when a pause condition exists. A crystal-controlled (28.5 MHz) oscillator and timing circuits generate the 35-nanosecond intervals which are the basic "building blocks" for making up the microcycles.

Figure 5-1 also shows that any Input/Output (I/O) timing cycle is composed of five microcycles (T-periods T2 through T6). An I/O cycle is the time required to generate all the I/O signals necessary to execute any particular I/O instruction. All I/O signals and their respective generation times are described in the HP 21MX/21MX E-Series Computer I/O Interfacing Guide, part no. 02109-90006.

T-periods are initiated at the start of a P1 interval. Note in figure 5-1 that the length of a microcycle can vary. That is, a T-period can be either 175 nanoseconds long, or E-intervals can be inserted to extend the T-period to 280 nanoseconds. These variations and some other variable timing factors are discussed in the next paragraph.

5-3. TIMING VARIABLES

There are essentially three variable factors to consider in computer timing. They are the:

- Short or long microcycle.
- Pause.
- Timing freeze.

Each of these factors is discussed in the following paragraphs.

5-4. SHORT/LONG MICROCYCLES

As seen in figure 5-1, a short microcycle consists of five 35-nanosecond intervals that run in sequence from P1 through P5. The long microcycle consists of eight 35-nanosecond intervals that always run in the sequence P1, P2, P3, E1, E2, E3, P4, and P5. The Arithmetic/Logic section in the computer is designed to operate with a 175-nanosecond microcycle. There are three reasons for the Control Processor timing circuits to switch to long (eight 35-nanosecond intervals) microcycles:

- Certain I/O interfaces may not be able to accommodate a T-period of less than 196 nanoseconds during execution of an I/O instruction. Therefore, if an I/O operation is indicated, long microcycles are always generated from T3 through T5.
- The Memory Expansion Module (MEM), which is part of the DMS, is unable to gate data onto the S-bus fast enough when a 175-nanosecond microcycle is used. Therefore, if an MEU micro-order is in the S-bus field of a microinstruction, a long microcycle will be generated.
- The Microinstruction Register (MIR) is clocked at the beginning of each microcycle (P1) and the Control Memory Address Register (CMAR) is conditionally loaded at P3 of each microcycle. If a microbranch microinstruction is to be executed, only two P intervals, P4 and P5 (70 nanoseconds), would be left in a short microcycle to access control memory (CM) and reload the CMAR with the address of the new microinstruction then carry out the tasks normally associated with P4 and P5.



Timing

This would not be enough time to correctly reload the CMAR and access CM since CM has a worst-case access time of approximately 140 nanoseconds.* Therefore, if a microbranch is to be made, long microcycles are generated and the three extra 35-nanosecond times are added after P3 to allow enough time to complete the microbranch. A conditional microbranch microinstruction with the branch condition not met, will leave the Control Processor in the short microcycle mode.

Most microcycles will be short but a change to long microcycle timing could occur, based on prevailing conditions, during P3 of every microcycle. That is, the conditions that determine a switch to long microcycles are monitored at every P3. So, as could be expected, a great deal of microprogrammed condition testing, I/O, or DMS activity involving the S-bus will make the computer run slower.

5-5. PAUSE

As mentioned in a general way in paragraph 5-1, main memory and the Control Processor operate asynchronously until they must communicate (in a "handshaking" manner) to accomplish read or write operations. The "pause" in microcycle timing is used to interact with an asynchronous memory interface. This feature permits greater performance with existing systems and compatibility with various speed memories.

A pause operates in the following way. A read or write operation can be started with the appropriate micro-order in any microcycle. Memory is then engaged in completing the operation under its own timing (asynchronously). If the Control Processor, through another microinstruction, requests another memory operation while memory is completing the first (or another) task, a conflict in timing occurs. This possible conflict is monitored by the Control Processor at P3 of every microcycle before the Control Processor actually makes the request for the use of main memory. If a conflict is detected (i.e., there is an attempt to use memory while it is busy), the Control Processor will go into the pause state (suspend all timing clocks) until main memory is no longer busy.

A pause is accomplished by *effectively* having the timing circuits "latch-back" into P3 so that P3 is repeated for the appropriate number of times until the pending request can be processed. Pause time, therefore, will always be an integer multiple of 35 nanoseconds. At the end of the pause, the Control Processor timing will progress to either P4 or E1 (the long microcycle) depending upon the short/long microcycle conditions as discussed in paragraph 5-4.

When a memory operation has been started and memory is still busy, the conditions that can cause a pause in a microcycle are:

- An attempt to begin another read or write operation; that is, having a READ or WRTE in the OP field, or an RJ30 in the Special field of a microinstruction.
- An attempt to enable the T-register for storage from the S-bus (TAB in the Store field) or for reading the contents of the T-register onto the S-bus (TAB in the S-bus field; e.g., to obtain the results of a read operation).
- DCPC cycle in process or memory refresh operations but, as stated in paragraph 5-1, this will be transparent for microprogramming.

^{*}Base set CM access time is approximately 90 nanoseconds; Writeable Control Store (WCS) CM access is about 132 nanoseconds; and Firmware Accessory Board (FAB) CM access takes the longest time (approximately 140 nanoseconds).

Figure 5-2 shows four typical examples of microcycles with a pause. Figures 5-2A and 5-2B are both short microcycles. Figures 5-2C and 5-2D are examples of long microcycles. Given specific state information (memory cycle time, memory operation being performed, etc.), the length of the extended P3 interval can be determined. Figure 5-2 shows these typical length pauses under both read and write conditions. Paragraph 5-8 specifically covers these calculations.

5-6. FREEZE

The Control Processor and I/O section operate asynchronously until an I/O instruction begins execution and communication is needed. That is, although T-periods run sequentially from T2 through T6, and each T-period is initiated by P1 of any microcycle, I/O microinstructions must begin at the appropriate part of an I/O cycle. The freeze condition therefore suspends microinstruction execution (but continues T-period generation) until the "appropriate" T-period starts.

As far as microprogramming is concerned, a freeze exists to synchronize microinstruction execution with T2 or T6. Again it should be noted that DCPC activity and some memory operations may also cause freeze conditions, but these will not be considered here. For microprogramming purposes, the two factors causing a freeze condition are:

- An I/O operation is to be performed (an IOG micro-order in the Special field of a microinstruction). This will suspend all microinstruction execution until T2 starts. I/O type microinstructions can then be executed properly in the appropriate T-periods (i.e., during T3 through the end of T5).
- An interrupt acknowledge operation is to be performed (an IAK micro-order in the Special field of a microinstruction). This will suspend all microinstruction execution until T6 starts. During T6 the CIR is loaded and an IAK is generated.

The timing freeze can begin at the end of any microcycle. When I/O instructions are to be executed, long microcycles will always exist from T3 through T5 (as mentioned in paragraph 5-4).

In summary, it should be noted that the two freeze conditions mentioned above are mutually exclusive. Only one freeze can be initiated per microcycle, but a freeze condition may exist for several microcycles. In other words, if the Control Processor is not at the *beginning* of a T2 when an IOG micro-order is decoded, there will be a freeze until the start of the next T2; if the Control Processor is not at the *beginning* of a T6 when an IAK micro-order is decoded, there will be a freeze until the next T6.





Figure 5-2. Variable Microcycles with Pause Conditions

5-7. OVERALL TIMING

Figure 5-3 shows the sequence of timing events occurring in any given microcycle, which always starts at P1. The decision of whether or not to freeze is made at the end of the microcycle. The decision to pause or not to pause and whether or not to go to long microcycles is made in P3. It can be seen that if all three variable timing conditions are to be considered, the pause comes before the effect of long/short microcycles and a freeze will occur after the effect of either a pause or long/short microcycle.



7115-15

Figure 5-3. Overall Microcycle Timing Flowchart

Timing

Freeze or pause conditions prevail whenever communication is required between the Control Processor and the I/O section or the Main Memory section. That is, a freeze occurs to synchronize the Control Processor with the I/O section (an IOG or IAK Special field micro-order decoded). A pause occurs to suspend Control Processor operations and wait for main memory if an attempt is made to use main memory while it is still busy. If you do not attempt to use main memory while it is busy (i.e., use a READ, WRTE, RJ30, or TAB micro-order in any microinstruction), you may continue Control Processor operation. In other words, you can continue to execute microinstructions between memory operations if the above-mentioned micro-orders are not executed.

Long microcycles prevail whenever additional time is required to complete a task in a microcycle, such as for I/O operations. Also, long microcycles prevail whenever control memory branches are to be made.


Figure 5-4 may be used in conjunction with figure 5-3 as a quick reference for estimating the time taken to complete a microcycle. Detailed calculations for typical microinstruction and microprogram execution times are discussed in paragraph 5-8.

When one or both DCPC channels are busy, the Control Processor is effectively in a freeze condition. This is why DCPC operations are considered transparent to the microprogrammer. Careful analysis of the processes you wish to accomplish with microprogramming, with the timing factors kept in mind, will provide maximum performance gain.

5-8. TIMING CALCULATIONS

The flowchart illustrated in figure 5-5 can be used to calculate the execution time for individual microcycles and also for estimating overall microprogram execution time. The flowchart is to be read from left to right once for each microcycle. To estimate the execution time for a microroutine, repetitive cycles through the flowchart must be made, noting times and remembering conditions encountered during earlier microcycles.

All conditions that change timing (for user microprograms) during any microcycle are shown in figure 5-5 along with times (in nanoseconds) that should be summed while proceeding through the microcycle. Specific micro-orders determine timing changes. Therefore, all calculations described in this section are made by comparing micro-orders against the chart. The examples that follow consider events as they occur through a microcycle with increasing complexity of timing calculations.



ס די:

Figure 5-4. Consolidated Microcycle Estimating Flowchart

Timing

5-9. ARITHMETIC/LOGIC SECTION OPERATIONS


The fastest microcycle timing is found when microprogrammed operations deal with the Arithmetic/ Logic section registers. For example, suppose the timing for the following portion of a microroutine is to be estimated:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
FIRST SECOND THIRD		STFL	CMPS CMPS INC	B A A	B A A	

Read figure 5-5 from left to right with the first microinstruction in mind. The total time for the first two intervals (P1 + P2) is 70 nanoseconds. The Special field in the first microinstruction does not contain an RJ30 and the OP field does not contain a READ or WRTE. Also, the S-bus field does not contain TAB. Thus, in following the timing line into P3, note that no pause condition exists.

Continuing in P3, since an I/O operation is not being performed, you will not be concerned about the T-period in existence. The answer here will follow the decision line labeled "unknown" and assume here no IOG in the Special field within the last three microinstructions. Also, a long microcycle will not occur since there is no MEU in the S-bus field of this microinstruction and no JSB, JMP, or RTN micro-orders coded. With conditions as they are, the Control Processor timing circuits will not switch to a long microcycle. Following the timing line in figure 5-5 through the end of P3, time in this microcycle thus far is 105 nanoseconds. Intervals P4 through P5 are executed immediately making the total time for execution of the microinstruction labeled FIRST = 175 nanoseconds. Recall that it was assumed that no freeze conditions are in effect for this example, thus the timing line can be followed back to the beginning of P1.

Microinstructions SECOND and THIRD are executed in a similar manner (check the microroutine using the flowchart). The total time for this microroutine is 525 nanoseconds.




)ETERMINE. ASSUME A PERCENTAGE OF AN I/O CYCLE TREAT THE ESTIMATE AS

į


Figure 5-5. Detailed Microcycle Time Determination Flowchart

5-11/5-12




NOTES:

- 1. CONDITIONAL MICROBRANCHES NOT MET MAY BE DIFFICULT TO E BRANCHES MET BASED ON YOUR APPLICATION.
- 2. TO DETERMINE WHICH T-PERIOD IS PRESENT WHEN BEGINNING RANDOM.




,

.



:



5-10. CONTROL MEMORY BRANCHES

The switch to long microcycles is made in P3 when any of the three conditions shown in figure 5-5 can be answered affirmatively. For example, consider a control memory branch condition shown in the following portion of a microroutine. In this example the microcycle times are included in the right-hand column.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS	
•			:			TIME (NS) (IF BRANCH MET) (IF NOT MET)
START ONE TWD Three Clear	JSB RTN IMM	CNDX CLFL RTN	ADD L15 INC CMHI	L S3 A L	S3 CLEAR L S3 377B	175 280 280	175 175 175 280
			Сетс. 2)		735 NS	805 NS

By using figure 5-5 and checking the microroutine, it can be seen that the JSB and RTN micro-orders in the microinstructions labeled ONE, THREE, and CLEAR can cause long microcycles.

5-11. I/O OPERATIONS

Suppose the T-period is T4 and the Control Processor has just placed the first microinstruction of your microroutine in the MIR. Suppose further that part of the microroutine is as follows (note the time column):

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
*						TIME (NS)
xxx * *			S4 ↓ N UNTIL T2) NTINUES)	T4 175 T5 175 T6 175 T2 175 T3 280 T4 280		
			INC	S5 S8	101 S3	T5 280 T6 175 T2

The microinstruction at label XXX includes micro-orders in the S-bus and Store fields as well as the IOG micro-order in the Special field. As P1 and P2 occur, the S-bus and Store field micro-orders will be executed but the effect of the IOG in the Special field is not felt until the end of the microcycle. Also, (in following the timing line in figure 5-5) note that the freeze condition is not in effect until the microinstruction labeled XXX completes execution. At the end of the microcycle, the IOG micro-order causes all microinstruction execution to be suspended until T2 completes. The total waiting time in the freeze condition in this case is 525 nanoseconds. Note that with a freeze condition present, T-periods will be short microcycles until synchronization occurs. Time T3 starts the I/O cycle and each microinstruction is executed in the appropriate long microcycle (T-period). If T6 is short (as shown in the example), the total time for the I/O cycle will be 1.120 microseconds. If T6 had been long (e.g., a RTN coded), the total time for the I/O cycle would be 1.225 microseconds. This example microroutine is used only to illustrate the freeze until T2 starts. Section 7 provides appropriate microprogramming considerations. An IAK micro-order in the Special field can cause a freeze until the start of T6. That is, (follow the timing line in figure 5-5) at the end of the microcycle where an IAK Special field micro-order has been included in the microinstruction just executed, a freeze will occur until the end of T6. During the T6 period microcycle, the appropriate functions for the IAK micro-order will be executed.

5-12. MAIN MEMORY OPERATIONS

Typical main memory cycle times for reading and writing differ. Therefore, calculations for read and write operations are discussed separately. The example read and write times are for an HP 2102B Memory.

5-13. **READING FROM MEMORY.** First consider a read from main memory with a TAB micro-order in the S-bus field two microinstructions after the microinstruction containing the READ micro-order. In the example microroutine below, assume no memory operation is in progress as the microroutine begins at label START (assume you do not have the DMS installed). The letters shown in the timing comments are keyed to the text explanation that follows this microroutine.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
•						TIME (NS)
			•			
START FIRST SECOND THIRD DATA END	READ	RTN	PASS PASS INC DEC PASS	S1 DSPL PNM X S2 IRCM	P S11 P X TAB S2	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

Using figure 5-5 note that START executes in 175 nanoseconds. In FIRST (using figure 5-5), note that although there is a READ in the OP field of this microinstruction (which begins a memory operation) there is not a memory operation *already* in progress; thus, FIRST also executes in 175 nanoseconds. Point A shows where the main memory read cycle timing starts (the request for memory is made at the end of the microcycle). No delays occur for execution of the microinstructions labeled SECOND and THIRD; they each execute in 175 nanoseconds as shown at point B, while main memory is still busy executing the read request. (Note that these two microinstructions do not contain micro-orders that would cause a freeze.)

Now the microinstruction labeled DATA begins to execute. Figure 5-5 shows that if there is a TAB in the S-bus field while memory is busy, there will be a pause time added to the microcycle. Figure 5-6 can be used to calculate the time as follows. At the first decision point in the flowchart, no READ, or WRTE, or RJ30 micro-order is encoded in *this* microinstruction. Entry is made at step I (figure 5-6 because there is a TAB micro-order encoded in the S-bus of the microinstruction under consideration.

In step I add the execution times for microinstructions labeled SECOND and THIRD which = 350 nanoseconds (point B). In step II the result = 525 nanoseconds. Since the last operation (in the microinstruction labeled FIRST) was a READ, the flowchart in figure 5-6 directs you to step III which when completed provides pause time = 35 nanoseconds in this case. Returning to figure 5-5, the result through $P3 = 4 \times 35$ nanoseconds = 140 nanoseconds. Since microinstruction DATA will be short, P4 and P5 are entered immediately with a resulting total time for this microinstruction = 210 nanoseconds (point D). Microinstruction END will be long (point E) because of the CM branch. You may look at the partial microroutine just illustrated and consider that you can simply subtract the time for all microinstructions executed (before the microinstruction labeled DATA but after the one labeled FIRST) from the memory cycle time and in this case obtain 210 nanoseconds; however, this procedure will not always yield correct results. The next microprogram example illustrates why this is so.

5-14. WRITING TO MEMORY. Consider a write operation to main memory using the following microroutine. For this example, assume the DMS is installed. Also, consider conditions for the microbranch (in microinstruction CHECK) not met and no memory operation in progress as entry is made. Again note that the microroutine in these examples is used only to show timing relationships. Consult section 7 for microprogramming considerations in write operations.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
•						TIME (NS)
			•			
ENTER	UDTE	MDox	INC	X	X	175 A B
WRITE Check GD	WRTE JMP READ	MPCK CNDX RTN	PASS ALZ INC	TAB RJS PNM	X ++2 P	175
			•			
			Сетс. 2)		






Figure 5-6. Detailed Pause Time Calculation Flowchart (Using an HP 2102B Memory as an Example)

Microinstructions labeled ENTER and WRITE (point A) both execute in 175 nanoseconds each and the main memory write cycle timing begins at point B. Microinstruction CHECK executes in 175 ns (point C) since branch conditions are not met, then a read from main memory is next attempted. Using the flowcharts in figures 5-5 and 5-6 it can be seen that the calculation for the time shown at point E is made for microinstruction GO as shown below. (The write time at point D is 630 nanoseconds because of the DMS factor.)

105 nanoseconds	time for P1,P2,P3 (from figure 5-5)
245 nanoseconds	add pause time (calculated in figure 5-6)
35 nanoseconds	add for DMS
105 nanoseconds	add for E1,E2,E3 (RTN in SPCL field)
70 nanoseconds	add for P4,P5
560 nanoseconds	total time spent in microinstruction GO.

5-15. SUMMARY

Table 5-1 is a summary of some times used in this section that may be helpful if you are making execution time estimates. With the information presented in this section you should now be able to verify that the following microroutine executes in the noted time. Assume no memory cycle in progress as the microroutine is entered and no DMS activity occurring:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
•			•			TIME (NS)
START	READ ENVE READ IMM	CLFL	PASS PASS ADD PASS CMLD ADD	M L S3 M L L	S1 S2 TAB S3 374B S3 TAB	175 175 385 175 175 175
	ENVE RTN RTN	CNDX SOV	ADD DVFL (ETC.)	53	ТАВ	210 280/175 280

If no overflow, the total time is 1.750 microseconds. If an overflow, the total time is: 1.925 microseconds.

ITEM		TIME
P period	35	nanoseconds
P4 plus P5	70	nanoseconds
E1 through E3	105	nanoseconds
Short microcycle	175	nanoseconds
Long microcycle	280	nanoseconds
Typical main memory read cycle	560	nanoseconds
Typical main memory write cycle	595	nanoseconds
DMS factor (WRTE)	35	nanoseconds
DMS factor (READ)	70	nanoseconds

Table 5-1. Summary of Timing Factors

Section 6 MAPPING TO THE USER'S MICROPROGRAMMING AREA

MAPPING TO THE USER'S MICROPROGRAMMING AREA



In order to have operational flexibility using your Computer Series microprogramming facilities you must have an understanding of the methods used to branch from main memory to control memory and then back to your program in main memory when your microprogrammed operation is complete. This section provides information that will enable you to:

- Understand the control memory mapping scheme.
- Link to the user's microprogramming area from your Assembly language (or FORTRAN) program.
- Pass parameters to your microprogram.
- Understand control memory branch address modification (using some of the available microorders).
- Return from control memory (making a "normal" exit).
- Pass parameters back to your main memory program.

For this discussion on mapping it will be assumed that your microprograms have already been prepared (using the microassembler and probably the Microdebug Editor) and placed in some facility of control memory (e.g., WCS, FAB, or UCS). Section 8 describes how to assign starting addresses to your microprograms. Various microassembler pseudo-microinstructions, which also exist and are capable of modifying control memory addresses while preparing microprograms, are described in section 8. Section 7 provides information on how to check for and handle interrupts when you are in your microprograms.

Part III in this manual describes methods used to get microprograms into control memory. The methods include creating and installing permanent microprograms and using the "dynamic" microprogramming method (the WCS facility). By using WCS and the WCS related microprogramming support software (DVR36, WLOAD, and the Microdebug Editor), microprograms can be loaded into control memory (WCS) and swapped (or overlayed) with other microprograms.

As is obvious from the above discussion, the information related to passing control in your program from main memory to control memory and back is considerably interrelated. It is important that the concepts of main memory/control memory links be firmly established first. Then, with an understanding of the mapping, parameter passing, and branching techniques described in this section; the interrupt handling and control memory address assignment methods described in sections 7 and 8; and the microprogramming support software used to control WCS; you will have complete microprogram address manipulation and transfer capability.

6-1. CONTROL MEMORY MAPPING METHOD

As mentioned in section 2, the Control Processor is always in control of the computer and the base set microroutines cause the read operations to occur for all instructions (and data) from main memory. In this manner, all 16-bit instructions are placed in the Instruction Register (IR) and decoded. (Data can be considered as "parameters" which can be loaded into the desired and appropriate registers by your microprogram to later perform certain operations; parameter passing will be discussed later in this section). For instructions, the process of decoding the Instruction Register bits determines which control memory address (which microprogram) is called by the instruction received from main memory. The decoding process (mapping method) discussion in this paragraph is at the level you will need for "normal" user microprogramming and the instruction codes you may use to map to particular control memory entry points are defined. If you are planning an extensive microprogramming effort, however, you may be interested in the details of the mapping process contained in appendix C.

6-2. SOFTWARE ENTRY POINTS

Recall that the control memory map in figures 2-3 and 2-4 shows all modules of control memory, their module boundary addresses, and whether or not the module has available "software entry points". The software entry points are the bit patterns which, when placed in the Instruction Register (from your main memory program), will cause the Control Memory Address Register to be finally loaded (through mapping) with a desired control memory module *entry* address.

The hardware/firmware combination in the Control Processor is the facility that imposes restrictions on control memory software entry points. By using the proper instruction codes you may (with discretion) map to any *obtainable* location. However, as mentioned in section 2, certain areas of control memory may be used for HP microprograms and/or microprogrammed computer enhancements. Thus, the use of descretion in accessing control memory. It is recommended that you restrict your use of the software entry point instruction codes to those set aside for entrance into the user's microprogramming area. The instruction codes for most software entry points (excluding modules 0 and 1 of the base set) will be defined shortly and the instruction codes for entrance into the user's area (the primary concern of this section) will be identified.

Once in a control memory module, you may have microinstructions that branch to any control memory location. Again, the use of discretion is implied since the areas shown in figure 2-3 reserved for HP microprograms and/or microprogrammed accessories may be filled with microprograms. But you could, for example, branch and use a microroutine of the base set then return to your own microprogram if you prepare your microprogram correctly.

6-3. THE USER INSTRUCTION GROUP

For the purposes of mapping to the "user" areas, the Computer base set has a reserved block of binary codes called the User Instruction Group (UIG). These codes (UIG instructions) permit you to link Assembly language routines to your microprograms. The key to the UIG is the upper byte (most significant bits) of the calling code which must have the format:

105xxx (bit 11 of the IR = 1)

or:

101xxx (bit 11 of the IR = 0).

where:

xxx equals values to be defined in the following paragraphs.

Control memory module selection is determined by the value of bits 8 through 4 in the Instruction Register (still part of the coded UIG instruction). In general, a secondary index (composed of bits 3 through 0) directly determines which address in the first 16 locations of the selected module will be used for entry.

Bit 11 in the third octal digit (105xxx or 101xxx) of the UIG instruction in the IR can be used as an indicator (for your microprograms) by micro-orders which test the Instruction Register data. For example, the Store field and S-bus field micro-order CAB tests IR bit 11 to select either the A- or B-register.

The value of bits 8 through 4 of the UIG instruction in the IR is not directly translatable into a control memory module number but these bits help determine the address of branches in the control memory base set Primary Mapping Table, which in turn direct a branch to the desired module.

6-4. HP RESERVED UIG CODES. As mentioned in paragraph 6-2, modules of control memory have software entry points assigned, but modules 0 and 1 of the base set must be disregarded in this discussion since codes for access to those modules do not fall within the UIG. All modules of control memory that are accessible through the UIG instructions are shown in table 6-1. This table is arranged in UIG instruction (binary code) order. The modules these codes map to are shown along with the control memory entry addresses.

As can be seen from table 6-1, all modules below module 46 accessible with UIG instructions have been reserved for HP use and are not recommended for normal user microprogramming. Also, as noted in the table, modules 2, 3, and 32 have a mapping situation that is slightly different than the one used for modules with a single UIG module selection code (one combination of bits 8 through 4). This multiple entry point mapping is used only for modules reserved for HP use (base set or HP accessories) and it will not be discussed in this manual. The module selection codes (bits 8 through 4) briefly mentioned in paragraph 6-3 are further discussed in appendix C. Refer to the appendix if you require more information about the module selection codes or the HP reserved area.

To avoid access to the HP reserved area do not use the following UIG instruction (binary codes) for main memory to control memory linking:

105000 through 105137

or

101 (or 105) $\begin{cases}
200 \text{ through } 437 \\
460 \text{ through } 477 \\
700 \text{ through } 777
\end{cases}$

RANGE OF UIG INSTRUCTION (MAIN MEMORY) VALUES USED (OCTAL)	MODULE MAPPED TO	CONTROL MEMORY ENTRY POINTS (RANGE OF ADDRESSES) (OCTAL) (NOTE 2)	USE
105000-105137	3	01xxx (NOTE 1)	Floating Point
105140-105157	60	36000-36017	User area
105160-105177	62	37000-37017	User area
101 (or 105) 200-217	34	21000-21017	FFP
101 (or 105) 220-237	35	21400-21417	FFP
101 (or 105) 240-257	36	22000-22017	EMA
101 (or 105) 260-277	8	04000-04017	HP Reserved
101 (or 105) 300-317	38	23000-23017	DS/1000
101 (or 105) 320-337	40	24000-24017	SIS (NOTE 3)
101 (or 105) 340-357	16	10000-10017	HP Reserved
101 (or 105) 360-377	42	25000-25017	SIS (NOTE 3)
101 (or 105) 400-417	4	02000-02017	HP Reserved
101 (or 105) 420-437	6	03000-03017	HP Reserved
101 (or 105) 440-457	46	27000-27017	User area
101 (or 105) 460-477	12	06000-06017	HP Reserved
101 (or 105) 500-517	47	27400-27417	User area
101 (or 105) 520-537	48	30000-30017	User area
101 (or 105) 540-557	49	30400-30417	User area
101 (or 105) 560-577	50	31000-31017	User area
101 (or 105) 600-617	56	34000-34017	User area
101 (or 105) 620-637	57	34400-34417	User area
101 (or 105) 640-657	58	35000-35017	User area
101 (or 105) 660-677	59	35400-35417	User area
101 (or 105) 700-737	32	20xxx (NOTE 1)	DMS
101 (or 105) 740-777	2	01xxx (NOTE 1)	EIG

Table 6-1. Control Memory User Instruction Group Software Entry Point Assignments

NOTES:

1. xxx signifies last three digits for the entry address. See appendix C for details.

2. All modules except 2, 3, and 32 have 16 entry points. See appendix C.

3. Available in F-Series only.

6-5. USER AREA UIG CODES. Modules 46 through 63 comprise the primary user's microprogramming area. (Modules 4 through 31 for E-Series and 27 through 31 for F-Series are also addressable once in control memory.) The modules in the user's area that have UIG module selection codes assigned are designated as user area modules in table 6-1. As apparent from the table, 11 of the 18 modules in the range 46 through 63 are directly accessible. Entry to other control memory modules will require an extra branch after reaching control memory.

As can also be seen in table 6-1, each module has 16 possible control memory software entry points provided by the UIG instruction secondary index (UIG instruction bit 3 through 0 combination). The secondary index directly determines which control memory address (of the first 16 locations in the selected module) will be loaded into the Control Memory Address Register. The ranges of values for UIG instructions you should use to access the respective control memory addresses are summarized below. Since each module may be entered at 16 different locations, 176 direct entry points into the recommended user's microprogramming area are available.

Summary of UIG instructions (binary codes) you can use:

105140 through 105177 and

101 or 105 {440 through 457 500 through 677



6-6. USER'S AREA MAPPING EXAMPLE

A typical example of mapping to the user's microprogramming area through the base set using a recommended UIG instruction is discussed below. Information about the proper procedure to use in main memory and for returning to main memory is also included. The depth of the discussion should be sufficient for your normal microprogramming needs.

6-7. MAIN MEMORY/CONTROL MEMORY LINKAGE. Suppose that your main memory program has a UIG instruction 105602 (octal) written into a particular location designated "I". The UIG instruction may or may not have address pointers and/or operands in main memory locations I + 1, I + 2, etc. For example:

MAIN MEMORY

Location	Contents
I	105602
l + 1	•
l + 2	
	:

During execution, UIG instruction 105602 maps to control memory location 34002 as follows. The base set Fetch microroutine completes the read and IR store operation (as described in paragraph 2-16) for your 105602 UIG instruction and begins the mapping procedure by executing these microinstructions:

CONTROL MEMORY

(Fetch Microinstructions, start at CM location 00000)

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			:			
FETCH	READ	FTCH JTAB	Pass Inc	I RCM PNM	TAB P	IR = 105602, L = 0 M = I + 1, P = I + 2

Mapping

The JTAB micro-order indexes the upper eight bits of the 105602 UIG instruction (in the IR) through the Control Processor Jump Tables to the following microinstruction in the base set's microroutines:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
MAC1	JMP	J74			MACTABL1	BEGIN MAPPING TO USER AREA

As can be seen from this example, this microinstruction branches to the control memory address at label "MACTABL1" (still in the base set) but the J74 Special field micro-order indexes the branch, making a branch address modification, by replacing bits in this microinstruction branch address field with bits from the Instruction Register (refer to table 4-1 for the explanation of J74). This index actually serves as the UIG module selection code, described in paragraphs 6-3 and 6-4, and causes entry at a particular address in the base set's Primary Mapping Table. At the indicated address in the Primary Mapping Table, another control memory branch is directed. This branch is made to the desired module (in this case CM address 34000) by the appropriate microinstruction as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•			
MACTABL 1	JMP		·		23420B	
			•			
	JMP	RJ30	•		34000B	COMPLETE MAPPING TO USER AREA
			•			
			•			

Note that the branch to control memory address 34000 is modified by an RJ30 Special field microorder. The RJ30 implements the secondary index and causes the Control Memory Address Register to be loaded with the final module entry point address (one of the first 16 locations). In this case, since the UIG instruction is 105602, the microinstruction's branch address field bits are replaced with the Instruction Register bits that will cause entry to be made at control memory address 34002. (Refer to table 4-1 for the explanation of RJ30). The RJ30 micro-order simultaneously starts a read operation from main memory location I + 1. (See the Fetch microroutine previously described.)

Upon reaching the user microprogramming area (at address 34002) the following situation exists:

IR = 105602, L = 0, (FTCH cleared the L-register) P = I + 2, M = I + 1, and a READ of main memory location I + 1 is in progress. Microinstructions at your control memory entry points should usually have been previously prepared to cause an additional branch to the control memory address where the desired microroutine begins. Typically the first 16 locations in a user module are set up with unconditional branches (word type IV) to the actual microroutines as follows (module 56 used in this example):

LOCATION	LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
				•			
				•			
34000 34001 34002		JMP JMP JMP		•		INSTOOMC INSTO1MC INSTO2MC	ENTRY POINT 1 ENTRY POINT 2 ENTRY POINT 3
34003		JMP				INSTORMC	ENTRY POINT 4
				•			
34007 34010		JMP JMP		•		INST07MC INST08MC	ENTRY POINT 8 ENTRY POINT 9
				:			
34017 34020	INST02MC	JMP		•	53	INST15MC TAB	ENTRY POINT 16 Begin Microroutines
				:			
		READ	RTN	INC	PNM	Р	EXIT

In this example the microinstruction at the entry address causes a branch to control memory location 34020 where the actual microroutine begins.

The TAB micro-order (location 34020) is used to obtain the results of the RJ30 initiated main memory read operation that occurred while in the base set Primary Mapping Table. In this example the data is stored in S3. This data could be a parameter address passed from your main memory program. The data obtained by this RJ30 initiated read operation must be taken from the T-register while at the first microinstruction in your microroutine, or at the latest, during execution of the next microinstruction (refer to table 4-1 for the explanation of a READ micro-order). If desired, the results of the RJ30 initiated read operation may be ignored.

6-8. ASSEMBLER PROCEDURE. An Assembly language procedure for invoking a microprogram and passing parameters is discussed below. Paragraph 6-11 provides some additional information. The basic concepts of invoking microprograms and passing parameters should be evident from the information presented here.

Mapping

Basically, the microprogram is invoked and parameters are passed using an Assembly language procedure such as follows:

ASMB,L		
NAM	TEST,7	
ENT	TEST,MAC	CRO
EXT	ISC,NMBR	I,IBUF
TEST NOP		
MACRO OCT	105603	MICROPROGRAM OP CODE
DEF	*+ 4	RETURN ADDRESS, ALSO FTN COMPATIBILITY
DEF	ISC(,I)	SELECT CODE
DEF	NMBR(,I)	DATA COUNT
DEF	IBUF(,I)	DATA BUFFER
JMP	TEST,I	
END		

As can be seen from the above, a UIG instruction (as described in preceding paragraphs) appears in an OCT statement. This is used at the point in the Assembly language source program where the branch is to occur. The value to be inserted should be OCT 101xxx (or 105xxx) (where xxx is in the range shown in table 6-1) to properly map to the desired control memory module address. If parameters are to be passed, they are usually defined as constants (via DEF or OCT statements) immediately following the OCT statement as seen in the example above. The microprogram procedures for accessing parameters are presented in the following paragraph.

6-9. PARAMETER PASSING. The following two examples of microprograms show how to access parameters in main memory and resolve indirect main memory references. The initialization portion of each microprogram (microassembler control commands and pseudo-instructions) will be described in later sections. The primary thing you should observe in these examples is the method used to handle parameters. Pay particular attention to the P- and M-register adjustments. Remarks and explanatory notes are included in the microprograms. Note that any line beginning with an asterisk is a comment. The interrupt handling methods shown in these microprograms will be described in section 7.

EXAMPLE 1: ACCESSING A PARAMETER LIST FROM A MICROPROGRAM

PAGE 0002 RTE MICRO-ASSEMBLER REV.A 760805

0001 0002 0003 0004 0005 0006 0007 0008 0009 0010	34003	327	001407	MICMXE .L SCODE=MP INDIRECT * *	OBJ+RE EQU ORG JMP	34355	iB BB	AN FX	INSTO 3MC	21MX E-SERIES OBJECT TO DISC USER WRITTEN INDIRECT MICROPROGRAM (SEE EXAMPLE 2) 105603 => 34003 SAVE ENTRY POINTS DW TO
0011									TERS AND	
0012				*						
0013									TINE (SEE	
0014					BE USE	DTOF	RESOLV	E IND	DIRECT ADD	RESSES
$0015 \\ 0016$							TD			
0015								TRECT		GRAM (EXAMPLE 2).
0018										DJUST P (I.E.
0019									RESS + 1 0	
0020					OPROG					
0021					ORG	34030)B			
	34030	343	176547	INST03M	C IMM		LOW	CNTR	3778	CNTR = -1
0053				*						
0024				+ GET PA						
0025	34031	227	174725	* SELE		DE O DI DCNT		PNM	BUFFER AD	GET SELECT CODE
	34032		174725 016647		JSB	DUNT	INC	PNM	INDIRECT	RESOLVE ADDR
	34032		000507		030			L	TAB	L = SELECT CODE
0029	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	010	000507	*				-	•••••	2 0-2-0 000-
0030	34034	227	174725		READ	DCNT	INC	PNM	P	GET DATA COUNT
0031	34035	307	016647		JSR				INDIPECT	RESOLVE ADDR
	34036		007123		IMM	L4	CMLO		303B	(SEE NOTE 1)
	34037	-010	001147					54	TAB	S4 = DATA COUNT
0034				*					-	
	34040		174725		READ	DCNT		PNM	P	GET BUFFER ADDR
	34041 34042		145107 016647		JSB		IOP	S3	S3 INDIRECT	(SEE NOTE 1) RESOLVE ADDR
	34042	- • ·	033207		J30			\$5	M	S5 = BUFFER ADDR
0039	,4045	010	0.35207	*				5.5	1-1	
0040				* NOTE	I. ONE	NON-	REF7	ABLE	MICROINSTR	UCTION MAY
0041				*						B INDIRECT'S
0042				*						
	34044	227	174700		READ	RTN	INC	PNM	Р	START FETCH FOR
0044				*						NEXT MAIN MEMORY
0045 0046				*						INSTRUCTION
					END					

END OF PASS 2: NO ERRORS

EXAMPLE 2: RESOLVING INDIRECT MAIN MEMORY REFERENCES

PAGE 0002 RTE MICRO-ASSEMBLER REV.A 760805

0001	MICMXE •L	21MX E-SERIES					
0005	SCODE=INDOBJ,REPLACE	OBJECT TO DISC					
0003	HORI EQU 6	BASE SET HALT-					
0004	*	OR-INTERRUPT					
0005	*	MICROPOUTINE					
0005	0RG 34355B						
0007	*						
0008	* THIS IS AN EXAMPLE OF A USE	O WOTTTEN MICONCHURANTINE					
0009	* THAT RESOLVES INDIRECT MAIN						
	* THAT RESULVES INDIRECT MAIN	MEMORY REFERENCES					
0010							
0011	* EACH INDIRECT LEVEL REQUIRE	S AN ADDITIONAL MEMORY					
0012	* CYCLE						
0013	* AT ENTRY,						
0014		HAVE INITIALIZED THE CNTR					
0015	* (SEE EXAMPLE 1) SO THAT T						
0016		LY ADJUST P (I.E SET P TO					
0017	# MAIN MEMORY ADDRESS + 1 0						
0018	CODE) BEFORE JUMPING TO H	ORI + THE BASE SET					
0019	* HALT-OR-INTERRUPT MICRORO	DUTINE					
0020	•						
0021	⇔ AT EXIT.						
0022	* THE FINAL (DIRECT) MAIN N	EMORY ADDRESS WILL HAVE					
0023	* BEEN DETERMINED. AND A RE						
0024	* WILL BE IN PROGRESS						
0025	*						
0026							
0027	* FOR THE FIRST THREE INDIRECT LEVELS. INTERRUPTS * ARE NOT CHECKED						
0028	* ARE NOT CHECKED						
0029	* AFTER THE THIRD, OR ANY SUC						
0030	* INTERRUPTS ARE CHECKED FOR						
		AND SERVICED					
0031							
0032 34355 230 000647	INDIRECT READ M	TAB INDIRECT ?					
0033 34356 367 140002	RTN CNDX AL15 RJS	NOARTN					
0034	•						
0035 34357 230 000647	READ M	TAB INDIRECT ?					
0035 34360 367 140002	RTN CNDX AL15 RUS	NO, RTN					
0037	*						
0038 34361 230 000643	NEXT READ ION M	TAB ION. INDIRECT ?					
0039 34362 367 140002	RTN CNDX AL15 RJS	NO. RTN					
0040 34363 323 157042	JMP CNDX HOT RUS	NEXT INTERRUPT OR					
0041 34364 336 057042	JMP CNDX NSNG RJS	NEXT INSTR STEP?					
0042	*	NO. NEXT ADDR					
0043 34365 010 026507	L	CNTR YES, ADJUST P					
0044 34366 320 000307	JMP	HORI EXIT TO HORI					
	0	CALL EVEL FOR DAL					
0045	END						

END OF PASS 2: NO ERRORS

6-10

Parameters may be passed back to your main memory programs by writing the values (loaded into the T-register) into the desired locations (address loaded into the M-register) since you have direct control of the registers while you are executing microinstructions in control memory.

6-10. CONTROL MEMORY/MAIN MEMORY LINKAGE. It is the microprogrammers responsibility to have stored and/or adjusted the values in the P, M, and other applicable registers (using the appropriate micro-orders) when entering a microprogram so that the respective registers may be restored with the desired values before returning control to main memory. When preparing to exit a microprogram and return to the base set Fetch microroutine, the following must be accomplished to properly interface with the next main memory instruction. Assume that a main memory location designated "J" contains the next instruction. Upon microprogram completion you must ensure:

- $\mathbf{P} = \mathbf{J} + \mathbf{1}$
- M = J, and a read operation of location J starts within three microinstructions before microprogram exit.

Note that the last example in paragraph 6-7 and the last part of microprogram EXAMPLE 1, both end in the manner stated above.

6-11. SOME MAIN MEMORY PROGRAM PROCEDURES

Information on another Assembly language instruction and a FORTRAN procedure that can be used to invoke microprograms is included in the following paragraphs. Further information on Assembly language procedures can be found in the *RTE Assembler Reference Manual*, part no. 92060-90005 or the *RTE IV Assembler Reference Manual*, part no. 92067-90003. Examples of FORTRAN procedures are included in parts III and IV of these manuals. Also refer to the *RTE FORTRAN IV Reference Manual*, part no. 92060-90023. For information on other languages, refer to the appropriate manuals listed in the Table 3-3 in the preface of this manual.

6-12. THE MIC PSEUDO-INSTRUCTION

An Assembly language program can also call a microprogram with a mnemonic code which has been assigned earlier in the program. That is, with a MIC pseudo-instruction, you can define a source language instruction which passes control and a series of parameter *addresses* to a microprogram. In this use of the MIC instruction, a UIG instruction (binary code) is assigned to a mnemonic so that whenever the mnemonic appears, the code is written into that location in the assembled program. The number of parameters is also specified in the following format for the MIC pseudo-instruction:

MIC opcode, fcode, pnum comments

where:

opcode = any three-character alphabetic mnemonic

- fcode = a UIG instruction (octal) from table 6-1
- pnum = the number of associated parameter addresses (zero to seven) (may be an expression
 which generates an absolute result).

NOTE

All three operands (*opcode*, *fcode*, and *pnum*) must be supplied in the MIC pseudo-instruction in order for the specified instruction to be defined. If *pnum* is zero, it must be expressly declared as such (*not* omitted).

This Assembly language pseudo-instruction provides you with the ability to define your UIG instructions with mnemonics, but the MIC declaration must appear before the three-character alphabetic mnemonic is used. When the "newly" assigned user-defined instruction is used later in your Assembly language source program, the specified number of parameter addresses (*pnum*) are supplied in the operand field separated from one another by spaces. These parameter addresses can be any addressable values, relocatable and/or indirect. If it is desired to pass additional parameters to a microprogram beyond those pointed to by the user-defined instruction, they must be defined as constants (via OCT or DEF statements) immediately following each use of the user-defined instruction.

6-13. PARAMETER ASSIGNMENT EXAMPLE. Assume that a total of three parameters are to be passed to a microprogram. Suppose the values of the first two parameters are in main memory locations designated ISC and NMBR and that the value for the third parameter is in a memory location *pointed to* by IBUF. A UIG instruction for your microprogram could be 105602. In this case the Assembly language source language statement would be written:

MIC MIO,105602B,3

After this above statement in the source, you may use the MIO statement in your source program whenever it is necessary to pass control to a particular microprogram with the entry point at control memory address 34002 by using the following:

MIO ISC NMBR IBUF,I

An example of a short but complete Assembly language program illustrating some of the procedures outlined thus far appears in the next paragraph.

6-14. EXAMPLE MIC PSEUDO-INSTRUCTION USE. The Assembly language use principles are summarized in the following example. Note that the two MIC instructions are declared first. One has no parameter addresses to pass, the other has four. SRT could be a sort microroutine and MIO a microprogrammed I/O operation. In source statement sequence number 0014, designation *+5 is used to limit the list and make the program FORTRAN callable. ISC is the select code, NMBR the count, and IBUF a reserved data buffer (5 locations).

EXAMPLE 3: MIC PSEUDO-INSTRUCTION USE

PAGE 0002 # 01 0001 ASMB,L 0002 00000 NAM MIC PSEUDO INSTRUCTION USAGE 0003* 0004 MIC SRT,105600B,0 0005* 0006 MIC MID, 105602B, 4 0007* 0008 00000 000000 START NDP 0009* 0010* 0011 00001 105600 SORT SRT 0012* 0013* 0014 00002 105602 MCI0 MI0 **5 ISC NMBR IBUF 00003 000007R 00004 000013R 00005 000014R 00006 000015R 0015* 0016* 0017 EXT EXEC 00007 016001X 0018 JSB EXEC 0019 00010 000012R DEF ++2 0020 00011 000012R DEF RC DEC 6 0021 00012 000006 RC 0022* 0023 00013 000016 ISC **DCT 16** 0024 00014 000005 NMBR DEC 5 0025 00015 000000 IBUF BSS 5 0026 END START ** NO ERRORS*

6-15. CALLING MICROPROGRAMS FROM FORTRAN

Treating a microprogram as an external subroutine is a typical way to invoke a microprogram from FORTRAN. The process (using the example MIO microprogram) is shown below followed by explanations.

```
FTN4,L,M

SUBROUTINE FTNMP (ISC, NMBR, IBUF)

DIMENSION IBUF (1)

CALL MIO (ISC, NMBR, IBUF)

END

END

END
```

Mapping

The M in the compiler control statement provides mixed mode operation and expansion to Assembly language. The CALL MIO statement expands to a JSB MIO followed by a series of parameter addresses as follows:

JSB MIO DEF *+ 4 DEF 00000,I DEF 00001,I DEF 00002,I

The load time JSB replace routine would appear as follows:

ASMB,L NAM RPLCE MIO RPL 105602 END

The MIO RPL 105602 statement above alerts the RTE relocating loader that all external references to MIO are to be replaced with 105602 and, if loaded with the program shown first in this paragraph, causes the RTE relocating loader to substitute the required microprogram UIG instruction (105602), for the JSB MIO. In this way, the FORTRAN program accesses the microprogram directly at execution time.

6-16. SUMMARY

Equipped with knowledge gained through information in this section, you should have no trouble planning where you want your microprograms placed in control memory. You should have a good understanding of linking between main memory and control memory. The concept of control memory branching has been presented so that, if necessary, you may also use the J74 and RJ30 micro-orders for CM branch address modification in your microroutines. The concepts of parameter passing should also be clear.

Section 7 MICROPROGRAMMING CONSIDERATIONS



MICROPROGRAMMING CONSIDERATIONS



Some key points that you will want to be aware of when writing microprograms are presented in this section. The assumption is that you will refer to section 4 for complete descriptions of micro-orders, but the additional considerations in this section include:

- The techniques to use for microprogrammed read, write, and arithmetic operations.
- Microprogramming with the Memory Protect or Dual Channel Port Controller (DCPC) installed.
- Microprogrammed Input/Output operations.
- Microprogramming with the Dynamic Mapping System installed.

Some guidelines for writing IBL loaders are also included.

7-1. READ AND WRITE CONSIDERATIONS

Microprogrammed main memory read and write operations are easily implemented and will be successful when the guidelines outlined below are followed. Conditionally valid and invalid methods of using the READ and WRTE micro-orders are also discussed in paragraph 7-5.

7-2. TYPICAL READ OPERATIONS

Load the M-register before or during microinstructions containing READ in the OP field. Do not modify the M-register until at least two microinstructions after the READ (See the information in this paragraph on reading the A- and B-registers with a TAB micro-order.). A simple READ with the M > 1 is performed as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			•			
	READ		•	м	53	175 NS
				S4	TAB	560 NS
			:			
			•			

The T-register contents must be placed on the S-bus no later than two microinstructions after a READ is specified, because the T-register is disabled by the Main Memory Section after the second microinstruction is executed. Microinstructions may be used between READ and TAB. When using one microinstruction between READ and TAB, the microroutine may appear as follows:

Considerations

LABEL	OP/ Brch	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			:			
	READ		•	м	S 3	175 NS
			INC	S3 S4	S3 TAB	175 NS 560 - 175 - 385 NS
			•			
			•			

Note that if a DCPC is active, freezable microinstructions (e.g., IOG) may not be used between READ and TAB. Also, no more than two microinstructions may be executed between READ and TAB. If there is no DCPC activity, neither restriction applies. When using two microinstructions, the microroutine may appear as follows.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•			
			•			
	READ		•	M	S3	175 NS
			INC	S3	S3	1 75 NS
	I MM		LOW	L	0	175 NS
			AND	S4	TAB	560 - (175 x 2) = 210 NS
			•			
			•			
			•			

For utilizing main memory address 00 as the A-register, use the following microinstructions:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•			
			•			
			ZERO	S 3		
	READ			М	S3	175 NS,AAF=1, READ INHIBITED
				S4	TAB	175 NS, S4 =A-REGISTER
			•			
			•			
			•			

For utilizing main memory address 01 as the B-register, use the following microinstructions:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•			
				~~		22
	I MM		CMLO	53	376B	S3 = 1
	READ			M	S3	175 NS, BAF = 1,READ INHIBITED
				S4	TAB	175 NS, S4 = B-REGISTER
			•			
			•			
			•			

If reading main memory location 00:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
•	READ	PRST	ZERD	53 M 54	53 TAB	175 NS, PRST CLEARS AAF 560 NS, S4 = CONTENTS OF MAIN MEMORY LOCATION 0

If reading main memory location 01:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
•	IMM READ	PRST	CMLO	53 M 54	376B S3 TAB	S3 = 1 175 NS, PRST CLEARS BAF 560 NS, S4 = CONTENTS OF MAIN MEMORY LOCATION 1
			•			

Memory address 00 and 01 may be written into (refer to paragraph 7-3 by using the Special field micro-order PRST one microinstruction before the TAB micro-order is used. In read or writes the main rule is that PRST precede the TAB micro-order by one microinstruction. Note that (see the last two microroutines) main memory locations 00 and 01 may be used for Hewlett-Packard generated microroutines; therefore, the use of main memory locations 00 and 01 is not recommended.

Considerations

Microprogrammed successive READ's may appear as follows but note that if two READ's are coded without an intervening TAB, the result of the first READ is lost.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•			
	READ		•	м	53	175 NS
	READ			M	TAB	560 NS
				M	TAB	560 NS
			•			
			•			
			•			

If the M-register is modified between READ and TAB, the decision between the A-register, B-register, and main memory may be made incorrectly. For example:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•			
	I MM		CMLO ZERO	S4 S3	376B	S4 = 1
	READ			M M S5	S3 S4 TAB	READ A-REGISTER, AAF = 1 M = 1, BAF = 1, AAF = 0 S5 = B-REGISTER, NOT A-REGISTER
			•			
			•			
			-			

7-3. TYPICAL WRITE OPERATIONS

Load the T-register with data to be written to main memory in the same microinstruction that contains the WRTE micro-order or the DCPC could alter the T-register before the WRTE is executed. Do not alter the T-register unless initiating WRTE, since the T-register is internal to the Main Memory section and is used by both the CPU and the Dual Channel Port Controller (DCPC). The T-register is not intended to be used as a general purpose register, but to be used only in referencing main memory. A simple write operation with M > 1 is accomplished as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•			
			•			
				Μ	53	
	WRTE	MPCK		TAB	S4	175 NS
			•			
			•			

For interpreting main memory address 00 as the A-register, use the following microinstructions:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
•	WRTE	MPCK	ZERD	S3 M TAB	S3 54	M = 0, AAF = 1 175 NS, A-REGISTER = S4, MAIN MEMORY LOCATION 0 UNALTERED

For interpreting main memory address 01 as the B-register, use the following microinstructions:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
	IMM			63	2768	53 = 1
	11.0.0		CMLD	53 M	376B 53	53 = 1
•	WRTE	MPCK		TAB	54	175 NS, B-REGISTER = S4, MAIN MEMORY LOCATION 0 UNALTERED
			•			
			•			
			•			

Writing into main memory location 00 is accomplished as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			:			
		PRST	ZERO	53 M	53	PRST CLEARS AAF
•	WRTE	MPCK		TAB	S4	175 NS, MEMORY LOCATION 0 = S4, A-REGISTER UNALTERED
			•			
			•			

Considerations

Writing into main memory location 01 is accomplished as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•			
	I MM	PRST	CMLO	53 M	376B 53	S3 = 1 PRST CLEARS BAF
•	WRTE	MPCK		TAB	S4	175 NS, MAIN MEMORY LOCATION 1 = S4, B-REGISTER UNALTERED
			•			
			•			

Note that (see the last two microroutines) main memory locations 00 and 01 may be used for Hewlett-Packard generated microroutines; therefore, using main memory locations zero and one is not recommended.

Microprogrammed successive WRTE's may appear as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•	м	53	
	WRTE	MPCK		TAB	S4	175 NS
				M	S5	175 NS
	WRTE	MPCK		TAB	54	5 95- 175 = 420 NS
			:			

In all the WRTE examples above, MPCK checks the M-register, which must be loaded in a microinstruction preceding (not necessarily immediately) the MPCK. To write into protected main memory, omit MPCK.

CAUTION

Writing into protected main memory must be done with caution because of the possibility of crashing the system environment.

After the execution of a microinstruction containing a WRTE, the 595 nanoseconds needed to write into main memory does not extend succeeding microinstructions unless they attempt to access main memory before 595 nanoseconds has elapsed.

7-4. USE OF MPCK

In an active DCPC environment, the use of the MPCK micro-order in a microinstruction containing a WRTE micro-order ensures that the Memory Protect check will be made correctly. The Store field of a microinstruction with READ and MPCK micro-orders must not contain M, PNM, or IRCM because this will result in an erroneous Memory Protect check. A correct sequence of microinstructions might appear as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
				Μ	53	M = ADDRESS TO BE WRITTEN INTO.
•	WRTE	MPCK		TAB	S4	MPCK AS USED HERE WILL CORRECTLY CHECK FOR A MEMORY PROTECT VIOLATION.
•	READ	MPCK		М	S5	MPCK AS USED HERE WILL CORRECTLY CHECK FOR A MEMORY PROTECT VIOLATION.
			•			
			•			
			•			

7-5. CONDITIONAL AND INVALID OPERATIONS

The READ/WRTE sequence shown below is conditionally valid. That is, if there is no DCPC activity the sequence will work.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
	READ			Μ	S3	175 NS
	WRTE			TAB	TAB	595 NS
			•			
			•			

The following READ is conditionally valid:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
	READ		- INC	M 53	53 53	175 NS 175 NS
	I MM		LOW ZERD	L S4	0	1 75 NS 1 75 NS
				S 5	TAB	175 NS
			•			

Considerations

Note that both examples will fail frequently in an environment in which there is DCPC activity. Any number of microinstructions may separate a READ and TAB if there is no DCPC activity.

The microroutine sequences shown below are examples of invalid use of READ and WRTE:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			÷			
	READ WRTE			Μ	\$3	READ WILL COMPLETE, BUT THE WRTE IS INHIBITED
-	READ WRTE			M TAB	\$3	177777 WRITTEN INTO MEMORY.

When an I/O cycle is in progress, a READ or WRTE must not be initiated before T6 in the cycle under either of the following conditions:

- An input or output routine is in progress. (Refer to paragraph 7-22 for microprogrammed I/O considerations.)
- A skip flag test of the I/O system is taking place.

7-6. SOME MICROPROGRAMMING TECHNIQUES

Techniques for using the alter-skip related micro-orders and for performing microprogrammed arithmetic operations are included in the following paragraphs.

7-7. THE USE OF SRG1 AND SRG2

Micro-order SRG2 is sensitive to the contents of the Instruction Register (IR). In particular, bits 4, 2, 1, and 0 control a variety of shift/rotate actions. However, SRG2 causes the top of the Save Stack to be loaded into the CMAR unless an SRG2 skip condition is met. This pseudo-RTN is usually undesirable in a user microprogram. The simplest way to prevent the undesired loading of the CMAR is to satisfy an SRG2 skip condition by setting bit 3 of the IR and having bit 0 of the T-bus be clear. IR bit 3 = 1 is the equivalent of an Assembler SL*. By ensuring that T-bus bit 0 = 0 as execution of the SRG2 begins, the SRG2 skip test is satisfied and the CMAR is not loaded from the Save Stack. The lines at labels SRG2.1, and SRG2.2, and SRG2.3 in the following microroutine illustrate the above technique.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•			
SRG2.1 SRG2.2	I MM		LOW ZERO	CNTR	37B	IR(4-0) = 11111 = SL*, *LF. T-BUS (0) = 0.
SRG2.3		SRG2		S4	53	S4 = CONTENTS OF S3ROTATED LEFT 4.
			•			
			•			

As shown in line SRG2.1, the CNTR micro-order may be used in place of IRCM if only IR bits 7 through 0 are significant. Storing into the counter does not alter IR bits 15 through 8. In regard to IRCM, note that if IR bit 10 = 0, the upper five bits of the M-register will be automatically cleared (zeroed) as bits 9 through 0 of the IR are stored into the M-register. If IR bit 10 = 1, bits 14 through 10 of the IR are stored into the IR bits 9 through 0) to form an operand address.

Micro-order SRG1 is also sensitive to the contents of the IR, but does not cause loading of the CMAR from the Save Stack; therefore, the use of SRG1 is straightforward as shown in lines SRG1.1 and SRG1.2 below.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			•			
SRG1.1	IMM		НІGН	IRCM	3	IR(9-5) = 11111 = *LF, CLE.
			•			
SRG1.2		SRG1	•	56	S5	
*		3801		30	55	S6 = CONTENTS OF S5 ROTATED LEFT 4, AND E-REGISTER = 0.
			•			
			•			
			•			

7-8. USING THE ASG MICRO-ORDER

Micro-order ASG is sensitive to the contents of the IR. In particular, IR bits 7 and 6 may be used to clear, complement, or set the E-register. However, ASG causes the top of the Save Stack to be loaded into the CMAR unless an ASG skip condition is met. This pseudo-RTN is usually undesirable in a user microprogram. The simplest way to prevent the undesired loading of the CMAR is to satisfy an ASG skip condition by setting bit 0 of the IR. For an ASG, IR bit 0 = 1 is the equivalent of an Assembler RSS, i.e., a satisfied ASG skip condition. ASG is also sensitive to IR bit 2, if IR bit 2 = 0 the micro-order in the ALU field is ignored and a PASS is executed. To execute anything but a PASS in the ALU field, set the IR bit 2 to a 1. With the use of the microinstructions shown below, the E-register will be set, S4 incremented and stored into S4, and the microinstruction following the ASG will be executed next:


LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			:			
	I MM		LOW	IRCM	305B	IR(7,6,2,0) = 1,1,1,1, = CCE,RSS.
		ASG	INC	S4	54	CCE, S4 = S4 + 1
			•			
			•			
			•			


7-9. SETTING AND CLEARING OVERFLOW

Some guidelines for programmatically setting and clearing the Overflow register are shown below. The use of the SOV, COV, ENVE micro-orders are involved.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
* EXPLICITL	Y SETTI	SOV	ARINGOV	/ERFLOW		EXPLICITLY SETS OVERFLOW
* * SETTINGO				στιον		EXPLICITLY CLEARS OVERFLOW
*	ARS	L1		B	В	IF B15 NOT = B14 PRIOR TO L1, OVERFLOW WILL BE SET AFTER ARS EXECUTES
SETTING D\	/ERFLOW	ARITHME	TICALL	Y		
	IMM IMM EN∨E	COV	H I GH H I GH ADD	L S3 S3	200B 200B S3	L = 040377 = LARGE + NUMBER S3 = 040377 = LARGE + NUMBER OVERFLOW WILL BE SET
•	IMM IMM ENVE	COV	HIGH HIGH INC	L S3 S3	0 177B S3	L15 = 0 S3 = 077777 OVERFLOW WILL BE SET
• THE FOLLON				пыслев		
	IMM IMM ENVE	COV	HIGH CMHI SUB	L S3 S3	200B 200B S3	L = 040377 = LARGE + NUMBER S3 = 137000 = LARGE - NUMBER OVERFLOW WILL NOT BE SET

The rule for setting the Overflow register arithmetically is summarized in figure 7-1.





7-10. THE USE OF PNM

For time-critical loops, the PNM micro-order can be used as shown in the microroutine below to reduce loop execution times. The microinstruction at label LOOP uses PNM to initialize M for the current READ and to update P for the next READ. Since these functions usually require two microinstructions, loop execution time reduces by one microinstruction. Saving P and initializing P with the buffer address (assumed to be in B) uses two control memory locations. Microprogram specifications determine whether the control memory/execution time tradeoff is worth while. Note that the restoration of P is "buried" in preparing to exit the microprogram, as in line MPEND:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•	53 P	P B	SAVE P P = BUFFER ADDRESS
LOOP	READ		Inc	PNM	Р	READ BUFFER, UPDATE BUFFER
LOOPEND			•			ADDRESS.
MPEND *	READ	RTN	I NC	PNM	53	FIX, P, START FETCH FOR NEXT INSTRUCTION.
			•			

7-11. THE CNTR MICRO-ORDER

If a loop requires 256 or fewer repetitions, and the IR contents are not required, the CNTR micro-order can be used as shown in the microroutine below to reduce loop execution time. Incrementing or decrementing the CNTR is "buried" in line LOOP. Since loop count updating using a scratch register, (or general purpose register) would require a separate microinstruction, loop execution time is reduced by one micro-instruction using this method. Initializing the CNTR with the loop count uses one control memory location. Microprogram specifications determine whether the control memory/execution time tradeoff is worth while. Note that, INCT or DCNT does not use the ALU; therefore, arithmetic operations may be performed in the same microinstruction. Note that ICNT cannot immediately precede a conditional jump which has a CNT4 or CNT8 as the condition.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			:			
				CNTR	Α	CNTR - LOOP COUNT.
			•			
			•			
LOOP *	READ	DCNT	INC	PNM	Р	READ BUFFER, UPDATE BUFFER ADDRESS AND LOOP COUNT.
LOOPEND	JMP	CNDX	CNT8	RJS	LOOP	COUNT = 0? ND, CONTINUE.
			•			

7-12. MAGNITUDE TESTS

If the magnitude of the difference between two operands is less than 32768, the limited test shown in the microroutine that follows may be used to determine whether one of the elements to be compared is arithmetically less than, equal to, or greater than the other element. To understand the limitation of the test, consider integers of -1 (element 1) and +32767 (element 2). Subtracting -1 from +32767 yields +32768, which is a number that cannot be correctly represented by a 16-bit signed integer. The result of the subtraction is ALU bit 15 set, and bits 14 through 0 clear. The AL15 conditional test selects the C1.GT.C2 microinstruction. Clearly, element 2 (+32767) is greater than element 1 (-1), and the test has failed.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS	Computer Museum
			•				
+ LIMITEDL	ESS THAN	, EQUAL	TO, GRE	ATERTH	ANTEST.		
*				L	S 3	L = C1 (FIRST ELEMENT)).
SUBTRACT			SUB		S4	ALU = C2 - C1.	
	JMP	CNDX	ALZ		EQUAL	ALU = 0? YES, C1 = C2.	
	JMP	CNDX	AL15		C1.GT.C2	AL15 = 0? YES, C1 GREAT	TER THAN C2,
C1.LT.C2						ND, C1 LESS THAN C2.	
501141			•				
EQUAL			•				
04 CT 00			•				
C1.GT.C2			•				
			•				

The test in the microroutine that follows holds for all 16-bit signed integers. Consider how integers of -1 and +32767 are now analyzed. Based on the XOR of the two elements, the ALZ test for equality fails, the AL15 RJS test for equal signs fails, and the L15 test for element 1 less than element 2 succeeds which causes the C1.LT.C2 microinstruction to be selected correctly.

Note that when the signs of the elements being compared are opposite, subtraction is unnecessary since the negatively signed element must be smaller. Note also that when the signs of the element signs are the same, subtraction always yields a result which causes correct microinstruction selection.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			•			
• GENERAL LE	SS THAN	. EQUAL		ATER THA	NTEST.	
SUBTRACT	JMP JMP JMP JMP JMP	CNDX CNDX CNDX CNDX CNDX	XOR ALZ AL15 L15 SUB AL15	RJS	S3 S4 EQUAL SUBTRACT C1.LT.C2 C1.GT.C2 S4 C1.GT.C2	L = C1 (FIRST ELEMENT). ALU = C2 XOR C1. ALU = 0? YES, C1 = C2. SIGNS = ? YES, SUBTRACT. L15 = 1? YES, C1 LT C2. ND, C1 GT C2. ALU = C2 - C1. AL15 = 1? YES, C1 GT C2.
C1.LT.C2			•			NO,C1 LT C2.
EQUAL			•			
C1.GT.C2						

7-13. MEMORY PROTECT CONSIDERATIONS

If the HP 12892B Memory Protect (MP) accessory is used with the Computer, there is a relationship between certain micro-orders and Memory Protect that should be understood.

The Main Memory section and I/O section are involved in the Memory Protect functions. You will also want to refer to the read/write and microprogrammed I/O considerations in this section (in addition to the discussion of MP related micro-orders presented in the following paragraphs) for a complete understanding of the microprogramming/Memory Protect relationship.

Memory Protect can only be enabled or disabled through use of the I/O system; there are no microorders that directly perform these operations. When an STC 05 instruction enables MP, main memory access cannot occur below the value set in a Fence register and no I/O operations (except those referencing select code 01) can occur. The Memory Protect functions are disabled by any interrupt, interrupting to a non-I/O type instruction in a trap cell. Refer to the discussion of the Memory Protect accessory in your *Computer Series Operating and Reference Manual* and have an understanding of MP details before microprogramming with this accessory installed. The key points to remember when studying the following descriptions of MP related micro-orders (also refer to table 4-1) are that MP effectively does not allow any I/O and that at the microprogramming level you are not necessarily under the "protective umbrella" of MP when performing main memory operations. These factors impose upon you the responsibility of being acutely aware of the effect of your microprogram.

Memory Protect must be turned off to generate some MEM signals and execute I/O instructions. The following example demonstrates how to turn off Memory Protect. To turn off Memory Protect, execute an I/O instruction to any select code other than 1. This will violate Memory Protect, disabling it and cause assertion of FLG5, on the Memory-Protect PCA which is the interrupt signal to the CPU for select code 5. An IAK following the IOG will eliminate the interrupt request from select code 5. However, the Memory Protect hardware will not allow execution of any I/O instructions until a FTCH micro-order has been executed. FTCH performs special operations on the CM addressing logic, therefore a RTN micro-order can not be used successfully. This implies that the routine that turns off Memory Protect is in the zero level of subroutines, and the microinstruction JMP 0B must be used to return to CM location 0. However if subsequent subroutine calls are required before returning to FETCH then the CM addressing logic must be initialized, refer to example 2. This function is performed by the JTAB micro-order in conjunction with the INCI and remaining micro-orders to prevent the JTAB branch from occurring.

Example 1	0050	<u> </u>	CTODE	C. BUC	ODMENTO
LABEL OPER	SPEC	HL U	STURE	5-805	COMMENTS
	•				
	•				
					VIOLATE MEMORY PROTECT
	IDG				SELECT CODE ≠ 1
	IAK				CLEAR MEMORY PROTECT INTERRUPT
	FTCH				ALLOW I/O INSTRUCTIONS
	•				
	•				
JMP				0B	RETURN TO FETCH

```
Example 2
LABEL OPER SPEC ALU STORE S-BUS
                                         COMMENTS
                                    VIOLATE MEMORY PROTECT
           I DG
                                    SELECT CODE # 1
                                    CLEAR MEMORY PROTECT INTERRUPT
           IAK
                                    ALLOW I/O INSTRUCTIONS
           FTCH
                                    PREVENT JTAB BRANCH
           INCI ZERO
                                    INITIALIZE CM LOGIC
            JTAB DBLS
                                    RETURN TO FETCH
                             0B
      JMP
```

7-14. THE FTCH MICRO-ORDER

The FTCH micro-order stores the present contents of the M-register into the MP Violation register, clears the MP Violation Flag flip-flop, and resets the MP Indirect Counter (indirect address levels). The FTCH micro-order also performs operations on CM addressing logic and is therefore to be used only in the base set. Refer to table 4-1.

7-15. IRCM

The IRCM micro-order causes MP hardware to record the type of instruction being stored in the IR and whether or not IR bits 5 through 0 equal 01. When MP is enabled (by an STC 05 instruction):

- Only I/O instructions with a select code of 01 may be executed.
- The IR must be loaded prior to initiating an I/O cycle with the IOG to ensure that the signal decoding logic is enabled.

When MP is not enabled:

• No restriction is placed on select codes that are otherwise valid.

7-16. INCI

The INCI micro-order should be used whenever another level of indirect addressing is to be implemented by a microprogram. After three counts of the MP Indirect Counter, the MP hardware *effectively* performs an ION micro-order (i.e., a pseudo ION), thus enabling recognition of I/O interrupts by branch conditional type microinstructions. INCI has special considerations involved if used just before a microinstruction containing the JTAB micro-order. Refer to table 4-1 and appendix C for INCI and JTAB use. Also see interrupt handling techniques in this section.

7-17. MPCK

The MPCK micro-order should be used (particularly in main memory write operations) to ensure that a microprogram will not alter memory below the protective address "fence" set in MP. When this micro-order is used and a MP violation is detected:

- All subsequent READ microinstructions end with invalid data in the T-register.
- No WRTE micro-order will be executed.
- All I/O signals from the computer are inhibited until after the next FTCH or IAK micro-order is executed.

Refer to the read and write considerations outlined in paragraph 7-4 for using MPCK and to table 4-1 for restrictions when using MPCK.

7-18. THE IOG MICRO-ORDER

If Memory Protect is enabled, the use of the IOG micro-order causes a check of the select code and the MP Violation Flag flip-flop is set if the select code (IR bits 5 through 0) is not equal to 01. If an MP violation is detected, the actions described for the MPCK, micro-order (above) take place.

7-19. IAK

When an IAK micro-order is executed, the MP Indirect Counter is cleared. The IAK micro-order also causes the computer to "freeze" (i.e., stop executing microinstructions) until I/O period T6 occurs and then issue an IAK signal, acknowledging receipt of an interrupt request, to the requesting device. If the interrupt device select code is 05, the PARITY indicator on the Operator Panel is cleared and the MP Violation Flag flip-flop is cleared. Whenever IAK executes, logic in the MP hardware determines whether or not the MP should be disabled (clear the control bit). This hardware determination is made six microinstructions after the IAK. MP is disabled if no I/O instruction (IOG) micro-instruction is executed or if a halt is executed. To re-enable Memory Protect, an STC 05 instruction is required. The execution of IAK causes the MEM hardware to address the system map which will alter the memory address.

7-20. THE IOFF MICRO-ORDER

The IOFF micro-order turns off recognition of I/O interrupts but does not disable Memory Protect. The Memory Parity function shares the same interrupt location as MP and the Operating and Reference Manual provides information for determining the source of an interrupt. The DMS accessory also works in conjunction with MP for certain functions which are also described in the Operating and Reference Manual.

7-21. DUAL CHANNEL PORT CONTROLLER CONSIDERATIONS

The HP 12897B Dual Channel Port Controller (DCPC) "steals" full I/O cycles to perform direct transfers between peripheral devices and main memory. The DCPC functions are essentially transparent to microprogramming. When DCPC takes a sequence of consecutive I/O cycles for input transfers, any attempted IOG, READ, or WRTE micro-orders will freeze the Control Processor until DCPC is finished. When using DCPC with MBIO and MPP refer to Section 13 for special considerations.

Both DCPC channels may operate concurrently but Channel 1 has priority over Channel 2 when simultaneous cycles are requested. A channel stealing consecutive I/O cycle may operate at up to 890,000 words per second during output data transfers,* and 1,000,000 words per second during input data transfers. Under maximum bandwidth conditions the Control Processor is essentially locked out. For further information on DCPC refer to the applicable manuals.

7-22. MICROPROGRAMMED I/O

Microprogramming input and output (I/O) functions requires more care than any other type of microprogramming because there are strict timing dependencies. To maintain the integrity of the I/O system, each I/O device control signal is generated in a specific time period (T-period). Section 5 in this manual defines and describes the timing for the computer. Summary information on timing is presented in subsequent paragraphs but you should be familiar with the concepts presented in section 5 before attempting microprogrammed I/O.

Also provided in subsequent paragraphs are applicable information on signal generation by the I/O section; I/O control, and data transfer guidelines for microprogramming; and interrupt handling rules. In addition to the information in paragraph 7-13, Memory Protect in relation to I/O is discussed briefly. Guidelines for forming and executing microprogrammed I/O instructions are included and some special I/O techniques are covered. These special techniques are referenced from section 13.

7-23. SYNCHRONIZING WITH THE I/O SECTION

The I/O cycle consists of five T-periods designated T2 through T6. Specific I/O activity is restricted to certain T-periods in order to synchronize data flag setting, data latching, and resolving multiple interrupt requests. (Section 14 provides an example of I/O microprogramming that you can reference while studying the following information.) Microinstructions in T-periods generally execute in 280 nanoseconds for each T-period (see section 5 on timing variations).

A microprogram becomes synchronized with the I/O system when the Control Processor detects an IOG micro-order. When this occurs, the Control Processor "freezes" (i.e., stops executing microinstructions) until period T2. Any other micro-orders in the microinstruction containing IOG are executed without delay but the IOG is not executed until T2. The next microinstruction is executed during period T3, the next during T4, and so on. IOG may be used in any microinstruction that does not require some other Special or Modifier micro-order.

^{*}Refer to your Computer Series Operating and Reference Manual specifications for DCPC latency.

Considerations

As can be realized, the relationship between microinstruction execution and the I/O T-periods places certain restrictions on the use of some registers and micro-orders. In order for your microprograms to execute properly, you must observe the following rules:

• Do not start an I/O cycle (using IOG) before data is transferred from the T-register following a READ operation. The reason is that if the IOG causes a freeze, the data in the T-register will be invalid. For example, a microinstruction sequence similar to the following must *not* be programmed:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
	READ	IDG	INC PASS	PNM S4	P TAB	
			•			

• Load the Instruction Register before issuing an IOG unless there is no chance that Memory Protect is enabled. (See paragraph 7-31 on special techniques.)

The following conditions will always cause the Control Processor to freeze in order to synchronize with the I/O section:

- An IOG is in the Special field and either the cycle period is not T2 or the DCPC is operating.
- An IAK micro-order is in the Special field and either the I/O cycle period is not T6 or the DCPC is operating.

It should be noted that the Computer main memory read and write operations may cause microinstruction execution delays that are defined as "pauses". This is not the same as "freezing" to synchronize with the I/O section. Refer to section 5 for details.

7-24. I/O SECTION SIGNAL GENERATION

When the IOG micro-order is executed, the I/O system sends I/O backplane signals to the I/O devices starting at period T3 according to the contents of the Instruction Register (IR). These signals are different and separate from micro-orders. For example, on a data output transfer, the IOG micro-order causes the I/O section to generate the IOO signal during T3 and T4 (caused by IR bits 8,7, and 6 = 1,0,0). But the micro-order IOO (which only serves to connect the S-bus and I/O bus) must be microprogrammed to be present during T4 and T5. If the proper microprogramming sequence is not followed there will be (in this case) a race condition between the backplane IOO signal and the effect of the IOO micro-order.

11	10		R* 8	7	6	BACKPLANE I/O SIGNAL	BACKPLANE I/O SIGNAL TIME	GENERAL USE
x	x	у	0	0	0	none	ТЗ	Clear the Run flip-glop on the CPU (HLT).
x	x	0	0	0	1	STF	Т3	Set device flag (STF).
×	х	1	х	х	1	CLF	T4	Clear device flag (CLF).
×	x	у	0	1	0	SFC	Т3-Т5	SKPF condition is true if and only if the device flag is clear (SFC).
×	x	у	0	1	1	SFS	T3-T5	SKPF condition is true if and only if the device flag is set (SFS).
×	x	У	1	0	x	IOI	Τ4	If the corresponding select code is not between 1 and 7 (during T4 only), transfer the input data latch on the device onto the I/O bus (MIA/B, LIA/B).
							T5	Transfer the input data latch on the device onto the I/O-bus.
×	х	у	1	1	х	100	T3-T4	Store the I/O bus into the input data latch on the device (OTA/B).
0	x	у	1	1	1	STC	Τ4	Set device control flag (STC).
1	x	у	1	1	1	CLC	T4	Clear device control flag (CLC).

Table 7-1. Backplane I/O Signal Generation Determined by IR Bits 11 through 6

NOTE:

*Bit entries with x are not significant for the I/O signal specified. If bit 9 is set the device flag is cleared; if bit 9 is clear the device flag is not altered. Bit 9 entries with y indicate the option available to hold or clear the device flag in these instructions. Bits 5 through 0 (not shown) indicate the select code for the device. (Assembler instructions STO, CLO, SOC, and SOS all referring to the Overflow register always have bits 5 through 0 = 01 (octal).

In order for your microprogram to perform an I/O operation, IR bits 5 through 0 must contain the select code (SC) of the device that is to respond to the I/O signals. As shown in table 7-1, IR bits 11 through 6 determine which I/O signals are sent. The IR must be loaded prior to or during occurrence of the IOG to ensure that the correct signals are sent to the desired SC (refer to paragraph 7-23). If Memory Protect is enabled, the IR must be loaded prior to issuing IOG (refer to paragraphs 7-13 and 7-28). With certain exceptions, I/O can not be done with MP enabled (refer to paragraph 7-31).

Select codes 00,01,02,03,04, and 05 are usually used by the interrupt system, the Operator Panel, Dual Channel Port Controller (DCPC), power fail, and Main Protect/parity interfaces and accessories. For a description of the effect of I/O signals on these select codes, refer to your *Computer Series Operating and Reference Manual*.

7-25. I/O CONTROL

A microprogram can generate I/O control signals for the select code of an I/O device without I/O data transfer. As previously described, IR bits 5 through 0 must contain the SC of the device and bits 11 through 6 may specify any of the following control signals:

STF CLF SFC SFS STC CLC HLT

Note that CLF can be generated in conjunction with any other signal simply by setting IR bit 9 to 1 as shown in table 7-1. For example, the Assembly language instruction combination STC,C can be simulated by setting IR bits 11 through 6 to 0x1111 (where x means "don't care"). (Refer to table 7-1.) An I/O control routine with the IR specifying STC and select code 05 can be used to re-enable Memory Protect.

For SFS and SFC, the state of the device flag may be tested by a conditional branch microinstruction (word type III) having micro-order SKPF in the Condition field. Micro-order SKPF is true only when the SFS I/O signal is present and the flag is set, or when SFC is present and the flag is clear. The SKPF test should be microprogrammed to occur during I/O period T4 or T5 (i.e., two or three microinstructions after the IOG). Any operation desired may be performed as a result of this test; for example, incrementing the contents of the P-register causes a skip in the main memory program. Refer to paragraph 7-30 for examples of forming and executing I/O control microinstructions.

7-26. I/O OUTPUT

An I/O output routine must use both the IOG and IOO micro-orders. (Special exceptions are discussed in section 13). The IR must contain the bits that specify the IOO signal and the SC of the IOO device. The same bit pattern for STC.C also specifies the IOO signal. The IOO micro-order connects the S-bus to the I/O bus. Do not confuse this with the IOO backplane I/O signal (refer to paragraph 7-24). The microprogram must put the proper data on the S-bus, then direct it onto the I/O bus. The IOO backplane signal latches the I/O bus data into the I/O device interface card. Detailed timing requirements are:

- During I/O period T3, the S-bus must be driven by the register containing the output data to prepare for the transfer to the I/O bus.
- During T4 and T5, the S-bus must be driven by the same register and the IOO micro-order must be in the Store field. This ensures valid data on the I/O bus.

For example, an OTA/B instruction can be simulated by the following sequence of microinstructions:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
GO		IOG	•		CAB	T2 T3
		RTN		100 100	CAB CAB	T4 T5
			•			

7-27. I/O INPUT

An I/O input routine must use both the IOG and IOI micro-orders, and the IR must contain the bits that specify the IOI signal and the SC of the I/O device. Special exceptions are discussed in section 13.) The IOI signal transfers data from the I/O device interface card to the I/O bus and the IOI micro-order connects the I/O bus to the S-bus to allow data to be present for latching into a register. The IOI micro-order is used in the I/O cycle during T5 to input data from the I/O bus onto the S-bus. Do not confuse this with the IOI backplane I/O signal present during T4 and T5. (Refer to paragraph 7-24.) For example, an LIA/B instruction can be simulated by the following microinstruction sequence:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			:			
INPUT		IOG NOP NOP	•			T2 T3 T4
		RTN		CAB	101	T5
			•			
			•			
			•			

You can see from the above that parts of some I/O microroutines may have unused microinstruction periods. Caution is required when using these periods. Until all I/O-related microinstructions have been executed for an I/O cycle, do not use microinstructions that may cause the CPU to freeze. (Refer to paragraph 7-23.) In the above I/O input example, if the T3 and T4 NOP's were replaced by READ and TAB micro-orders (in T3 and T4 respectively), the CPU would pause in the middle of T4 and IOI would not be executed until too late to correctly handle the data transfer. On the other hand, during an I/O control routine that is not generating SFS or SFC signals, many kinds of microinstructions can be used after the IOG.

7-28. MEMORY PROTECTION IN RELATION TO I/O

When an instruction is loaded into the Instruction Register, Memory Protect (MP) records information about the instruction. When an IOG micro-order is detected, MP checks the select code (IR bits 5 through 0). If the SC is not equal to 01, MP inhibits any I/O signals and prevents the Control Processor from altering main memory or the P- or S- registers, and generates an interrupt request. (A microprogram cannot prevent this if MP is enabled.) Thus, MP protects a portion of memory and maintains compatibility with HP software operating systems for I/O operations even in the microprogramming environment. Refer to your *Computer Series Operating and Reference Manual* and to paragraph 7-13 of this manual for further details on Memory Protect.

7-29. INTERRUPT HANDLING

Once a microprogram starts executing, it has complete control over the computer until it terminates. It can not be interrupted, suspended, or terminated unless the microprogram itself checks for interrupts. It is not desirable to hold off interrupts for very long and you must decide how long your microprograms can be allowed to execute before testing for an interrupt. In making this decision, consider the impact that a long non-interruptible microprogram can have in the RTE environment.

When a microprogram detects an interrupt, it should execute a JSB to a microroutine that saves whatever is necessary to allow the microprogram to continue after the interrupt is serviced or to provide for complete restart of the microprogram. (Refer to microprogram examples in section 14 for an illustration.) The P-register must be set to point to an address one location beyond the main memory instruction that invokes the microprogram (the instruction that was interrupted). The M-register will be adjusted to point to the address of the main memory instruction that will handle the interrupt. It will be readjusted later so no special conditions are placed on M. For example, suppose your main memory instruction invoking a microprogram resides in the location designated I. Then, if your microprogram tests for and detects an interrupt you must:

- Ensure P = I + 1.
- Execute a RTN (or JMP to control memory location 6 if in a microsubroutine). This is described in more detail below.

If parameters are saved, the microprogram must be written to begin with a test that determines the starting point of the microprogram based on whether or not the microprogram was interrupted.

Generally, to initiate interrupt service, your microprograms must branch (JMP) or return (RTN) to control memory location 6 where the base set microprogram takes the trap cell address from the Central Interrupt Register and gives control to a main memory routine which services the interrupt. When the main memory interrupt routine which services the interrupt terminates, the interrupted microprogram is restarted (assuming the P-register was properly set upon interrupt detection). A check must be made to see if the interrupt system is turned on.

The presence of a pending interrupt or halt request can be detected by a microprogram in two ways:

- Executing a conditional test microinstruction (JMP CNDX) having HOI or NINT in the Condition field.
- Executing a JMP or RTN to CM location 0; a pending interrupt or halt will cause control memory addrss 6 to be loaded into the CMAR to handle the interrupt.

Using a RTN to pass control to control memory location 6, as shown in the microroutine below, line EXIT1, will not work if the microroutine being exited was entered with a JSB. Using a JMP to location 6, as in line JUMP (in the microroutine below) will always work. NINT may also be used to check for interrupts. Note that NINT is not sensitive to halts.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
	JMP	CNDX	но 1		EXIT1	INTERRUPT? YES, EXIT
EXIT1		RTN	DEC	Ρ	Ρ	FIX P, RTN (??).
	JMP	CNDX	но 1 :		EXIT2	INTERRUPT? YES, EXIT.
EXIT2 JUMP	JMP		DEC	Ρ	P 6	FIX P, EXIT TO HALT-OR- INTERRUPT MICROROUTINE.

When the Halt-Or-Interrupt microroutine is reached, the P-register is decremented and a test is made to see if the Operator Panel was used to cause a halt. If not, an IAK micro-order freezes the Control Processor until I/O period T6, then causes the I/O system to send an IAK signal to the interrupting device. A CIR micro-order causes the interrupting device's SC (trap cell address) to be placed on the S-bus, then this is stored into the lower-order 6 bits of the M-register (high order bits = 0). A read from the address in the M-register obtains the first instruction of the main memory interrupt handling program.

Suppose a microprogram is to be interruptible, but only by emergency interrupts (i.e., halt, parity error, DMS, Memory Protect). An HOI conditional test detects emergency interrupts, but also detects I/O interrupts. However, issuing an IOFF prior to the HOI test prevents detection of I/O interrupts. Issuing an ION after the HOI test reenables detection of I/O interrupts. The microroutine below illustrates this process. Note that IOFF and ION control only the detectability of power fail and I/O interrupts, and do not turn off or turn on the interrupt system. Note also that I/O interrupts held off by an IOFF condition remain pending (i.e., are not lost), and are detectable when the ION condition is re-established:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•			
•		IOFF	•			PREVENT DETECTION OF I/O INTERRUPTS
•	JMP	CNDX	HOI		INTRPT	TEST FOR DETECTABLE INTERRUPTS, I.E., HALT, PARITY ERROR, DMS, MEMORY PROTECT.
•		ION				REENABLE DETECTION OF I/O INTERRUPTS.
			•			

7-30. FORMING AND EXECUTING MICROPROGRAMMED I/O INSTRUCTIONS

The following continuous example microroutines show how to accomplish formation and execution of some microprogrammed I/O instructions. These examples are offered as models for you to write microprograms that perform I/O functions. Note that putting the select code (SC) in the L-register is prerequisite to using the IOR in the STC line. MPP and block I/O transfers require somewhat different I/O instruction formats. MPP and block I/O transfers are discussed in section 13.

LABEL	OP/ BRCH	SPCL	ALU/ Mod/ Cond	STR	S-BUS/ ADDRESS	COMMENTS
			•			
			•			
-			•			
<pre>* * READCIR(</pre>				CTED		
CIR	GENTRAL	INIERK		L	CIR	L= SC (SELECT CODE).
+ FORM AND E	XECUTES	STC SC. C				
STC	I MM	L4	CMLO Ior	S8 S8 I RCM	303B S8 S8	S8 = 001700 = STC D,C. FORM STC SC,C.
_		IOG				T2 EXECUTE STC, SC,C.
+ + FORMANDE	YECHTEI	1 + 50				
LI*	IMM	.1- 50.	CMH I I OR	54 54	376B S4	S4 = 000400 = LI+ 0. Form LI+ SC.
				I RCM	54	
		IOG NOP NOP				T2 EXECUTES LI* SC. T3 SEE NOTE 1. T4 SEE NOTE 1.
				S5	101	T5 S5 = DATA.
+						
+ FORMANDE	XECUTE	JT+SC,				
OT+	IMM	L1	CMLO IOR	S9 S9 I RCM	77B 59 59	S9 = 000600 = DT+ 0. FORM DT+ SC.
		1 0 G		TRUM	23	T2 EXECUTE OT+ SC.
				100	S5 S5	T3 SEE NOTE 4. T4 DATA CLOCKED OUT AT,
				100	S5	T5 T4/T5 INTERFACE.
•						
+ FORM AND E		SFSSC.				
SFS	I MM		CMLO	S10	77B	S10 = 000300 = SFS 0,
			IOR	S10 IRCM	S10 S10	FORM SFS SC.
WAIT		IOG NOP		-		T2 EXECUTE SFS SC. T3 SEE NOTES 1, AND 2.
	JMP	CNDX	SKPF	RJS	WAIT	T4 SEE NOTE 3.
*						
+ LOADCIR,	ACKNOWL		IERRUPT			TC
IAK +		IAK				Т6
+NOTES:						

+ 1. ANY NON-FREEZABLE MICROINSTRUCTIONS MAY BE USED IN PLACE OF THE NOP.

* 2. THE FLAG CAN BE SENSED NO EARLIER THAN T4.

* 3. EACH ATTEMPT TO SENSE THE FLAG REQUIRES AN IDG: THEREFORE, THE JMP TARGET FOR

UNSUCCESSFUL SENSING OF THE FLAG MUST BE WAIT NOT ``*''.

4. SEE PARAGRAPH 7-24, SIGNAL GENERATION (I.E., THE IDD SIGNAL AND IDD MICRO-ORDER ARE NOT
 ONE IN THE SAME).

7-31. SPECIAL I/O TECHNIQUES

The following microroutine shows how to perform microprogrammed I/O with both the interrupt system and Memory Protect enabled. This is desirable when writing I/O data into main memory in a DMS environment, and/or Memory Protect checks are required. The microroutine shown assumes that S3 and S5 have previously been initialized with the device select code and current buffer address, respectively. An input function, LI*, will be performed: "*" indicates that the microroutine selects the input data register.

Lines FAKESC and REALSC work together to enable execution of an I/O instruction with Memory Protect enabled. Micro-order IOG, in addition to initiating an I/O operation, checks the I/O operation select code (i.e., IR bits 5 through 0). If the select code is 01, the I/O operation proceeds. Attempting to use any other select code inhibits the I/O operation and generates a Memory Protect interrupt. However, the Memory Protect Hardware checks the select code when the store into the IR occurs in line FAKESC. The store into the CNTR does not cause a check of the IR by the Memory Protect Hardware; therefore, the I/O operation proceeds without a Memory Protect interrupt generated.

If the write to main memory generates a DMS or Memory Protect interrupt, the HOI conditional test detects the interrupt and terminates the microprogram. The IOFF micro-order prevents detection of I/O interrupts permitting "privileged" I/O as required for the MPP or block I/O transfer. Section 13 contains examples of MPP and block I/O microprograms.

LABEL	OP/ BRCH	SPCL	ALU/ Mod/ Cond	STR	S-BUS/ ADDRESS	COMMENTS	Computer Museum
			•				
			•				
	IMM		CMH I	L	376B	L=LI+ 0	
	IMM		CMLO		376B	S4=1	
		IOFF	IOR	S4	S4	S4=LI+ 1	
FAKESC				IRCM	S4	IR=LI+1	
			IOR	S4	S3	S4=LI+ SC	
REALSC				CNTR	S4	IR=LI+ SC	
		I 0G		M	S5	START I/D OPERATION	1
						M=BUFFER ADDRESS	
				S6	IOI	S6=DATA	
	WRTE	MPCK		TAB	S6	WRTE DATA, DO MPCK	
•	JMP	CNDX	HOI		INTRPT	TEST FOR HALT,	
+						PARITY ERROR, DMS,	OR
•						MEMORY PROTECT INTE	
			•				
			•				
			•				

7-32. I/O MICRO-ORDER SUMMARY

All micro-orders that are generally used in I/O microprogramming are summarized in table 7-2 for your reference.

MICRO- ORDER	WORD TYPE	FIELD	CONDENSED MEANING
IAK	1, 11	Spec.	At T6, load the CIR and issue the IAK signal.
IOFF*	I, II	Spec.	Disable normal interrupt recognition.
IOG**	1, 11	Spec.	Freeze action until T2 then do what is in the IR.
10N**	I, II	Spec.	Re-enable normal interrupt recognition.
100	I, II	Store	Connect the S-bus to the I/O bus (for output); used after an IOG micro-order.
CIR	l	S-bus	Put the CIR content on the S-bus.
101	I	S-bus	Connect the I/O bus to the S-bus.
HOI	111	Cond.	If there is a halt or an interrupt pending, branch to the CM address in this microinstruction address field.
NINT	111	Cond.	If there is no interrupt pending, branch to the CM address in this microinstruction address field.
SKPF	Ш	Cond.	Check to see if I/O signal SFS is present (T3 to T5) and the addressed I/O device's flag is set. If the above conditions are true, branch to the CM address shown in this microinstructions address field.
			— OR —
			Check to see if SFC signal is present (T3 to T5) and the I/O device's flag is clear.

Table 7-2. I/O Micro-Order Summary

NOTES:

*This micro-order can also be used in the Special field of a word type IV (unconditional branch microinstruction).

**This can be used in the Special field of word type IV microinstructions. The branch microaddress is modified by bits in the IR. See table 4-1 explanations.

7-33. DYNAMIC MAPPING SYSTEM CONSIDERATIONS

If you have the HP 13305A Dynamic Mapping System (DMS) installed there are a number of Assembly language instructions that may be used to program the accessory. These Assembly language instructions invoke HP written microroutines in the HP reserved area of CM to operate DMS according to HP's design specifications. The micro-orders used in HP's microinstructions and micro-routines for controlling DMS are also available for your microprogramming use.

It is beyond the scope of this manual to discuss HP's method of operating DMS or describing operation of the DMS hardware. However, a discussion of the three micro-orders (referenced from table 4-1) you may use and the DMS signals generated is within the scope of user microprogramming. (For more information on HP 13305A DMS operation and the applicable HP Assembler language instructions refer to your *Computer Series Operating and Reference Manual*). A prerequisite to using the DMS micro-orders described below is that you be thoroughly familiar with the DMS and its operation.

With DMS installed, the Memory Expansion Module (MEM), residing (logically) in front of the main memory controller, forms a 20-bit address from the 15-bit main memory address received on the M-bus. DMS always "looks at" the M-bus address and MEM creates the 20-bit address for DMS according to control signals received from the Control Processor. The control signals, of course, are generated because of the Control Processor's decoding of microinstructions from CM. The three micro-orders; MESP (in the Special field), MEU (in the Store field), and MEU (in the S-bus field) that can be used in microinstructions involving DMS, must be used in tandem. That is, a signal sent to the DMS is generated from the "decoding" of a specific combination of the three micro-orders.

There are three signals generated directly from control memory that are used to control the MEM. In the Special field, "MESP" generates MESP. In the Store field, "MEU" generates the MEST signal. In the S-bus field "MEU" generates MEEN.Other signals which directly affect the MEM are MPCK, READ, TEN, IAK (CIREN). Table 7-3 indicates what 'control line' signal is generated by each combination of the micro-orders. The three micro-orders are used in a one-of-eight command structure. Because a combination of all three micro-orders must be used (Special field, Store field, S-bus field) only word type I microinstructions are used for DMS. Table 7-4 lists all the functions performed by each of the control signals referenced by table 7-3. The DMS functions are performed only in the microcycle during which they are asserted (with the exception of Q_4 , port 1).

LABEL	OP	SPEC	ALU	STORE	S-BUS	MEM Signal	RULES (SEE NOTES)
	0	MEOD	0				
@	@	MESP	@	MEU	MEU	Q ₀	1, 4
@	@	MESP	@	MEU	\$	Q1	1, 4
@	@	MESP	@	\$	MEU	Q_2	1, 4
@	@	MESP	@	\$	\$	Q_3	2, 4
@	@	*	@	MEU	MEU	Q₄	4
@	@	*	@	MEU	\$	Q_5	3, 4
@	@	*	@	\$	MEU	Q_6	_
@	@	*	@	\$	\$	Q ₇	_

Table 7-3.	MEM Si	gnals Inv	oked by	Micro-Orders
------------	--------	-----------	---------	--------------

@ = Any legal code

Any legal code except MESP

\$ = Any legal code except MEU

RULES GOVERNING MEM SIGNALS:

1. Must have a READ or RJ30 or WRTE exactly two microinstructions before use of the micro-order, and a READ, RJ30 or WRITE instruction may not be repeated until execution is complete.

2. Must have a READ, RJ30 or WRTE either 1 or 2 microinstructions before use of the micro-order.

3. Must be a READ or RJ30 or WRTE either 1, 2 or 3 microinstructions before use of the micro-order.

4. Must not occur in the same microinstruction as READ or RJ30 or WRTE.

Q5 control information:

- When issuing a Q_5 command, further information is needed to indicate the utility register into which you wish to store information. Since the information has been presented on the S-bus and none of the registers require more than 11 bits of information themselves, several of the S-bus bits are reserved for determination of which register is activated.
- Bit 14 indicates that the MEM State Registers are to be loaded (i.e., enable/disable MEM; select system/user map). Bits 9 and 8 contain the status information.
- Bit 13 indicates that the Address Register is to be loaded. Bits 7 through 0 contain the address information.
- If a Q₄ signal has preceded this step by exactly one microcycle (i.e., Q₄, Q₅ in a row), then bit 14 will indicate that the Fence Register will be loaded. Bits 10 through 0 contain the fence information.

NOTE

Any modification of the fence register will also effect base page addressing for DCPC, as DCPC uses logical to physical address translation rules in the base page similar to those of the user map.

• Bit 15 is used to override the Protected Mode, thus allowing these registers (specifically the State Registers) to be altered under microprogram control at any time.

Table 7-4. DMS Micro-Order Contro

SIGNAL	FUNCTION					
Qo	 Enable SYS/USR map to S-bus per MEAR bit 5:0 = SYS, 1 = USR. Store S-bus into PORTA/PORTB map per MEAR bit 7:0 = PORTA, 1 = PORTB. Relative map address specified by MEAR bits 4 through 0. Increment MEAR. 					
Q,	 Store S-bus into maps per MEAR bits 6 and 5:00 = SYS, 01 = USR, 10 = PORTA, 11 = PORTB. Relative map address specified by MEAR bits 4 through 0. Increment MEAR. 					
Q2	 Enable maps to S-bus per MEAR bits 6 and 5:00 = SYS, 01 = USR, 10 = PORTA, 11 = PORTB. S-bus bits 13 through 10 are always low. Relative map address specified by MEAR bits 4 through 0. Increment MEAR. 					
Q₃	1. Select opposite program map (does not change currently selected map per Q_5). 2. Can generate DMAFRZ to CPU.					
Q₄	 Set "Status Command" flag through next Control Processor cycle (defines Q₆ operation). Reset to currently selected program map (nullifies Q₃). Set "Enable Base Page Fence" Flag through next Control Processor cycle (partly defines Q₅ operation). 					
Q5	 Store S-bus into MEM (other than maps) MEM State Register (2 bits) = S-bus bits 9,8: If S-bus bit 9 = 0, disable MEM; = 1 enable MEM. If S-bus bit 8 = 0, select SYS maps; = 1, select USR maps. MEM Base Page Fence Register (11 bits) = S-bus bits 10 through 0. MEM address Register (7 bits) = S-bus bits 6 through 0. Register selected by S-bus bits 15 through 13: If S-bus bits 15 through 13 = 000 = Base Page Fence Register if preceded by Q₄; 001 = Address Register; 010 = State Register. If S-bus bit 15 = 1 then Memory Protect is disabled for the current microinstruction. 					
Q ₆	 Enable MEM data (other than maps) onto S-bus. a. Normally enables MEM Violation Register. b. If preceded by Q₄ signal microinstruction, Status Register enabled. 					
	1. No MEM (DMS) microinstruction specified (NOP state for MEM).					

7-34. GUIDELINES FOR WRITING LOADERS

Table 4-1 describes the HP IBL loader microprogram techniques, bit patterns for the Operator Panel registers, and information on the Remote Program Load Configuration Switches. Normally the HP supplied IBL microprograms will suffice for all user needs. If, however, you desire to write your own loader the guidelines outlined below may be of assistance. In addition, refer to the base set listing in appendix G (the IBL and Operator Panel microroutines) for examples of a workable loader and information on the use of the DES, LDR, DSPI, and DSPL micro-orders.

If you write your loader, it should be prepared *exactly* in the way you wish it to execute. The base set will configure the select code according to the information entered into the Operator Panel. One method that may work for you is to write the loader first in Assembly language then convert it to "machine code," then to a microprogram and finally, fuse the pROM's. If you have a double select code (i.e., magnetic tape or disc, SC10 and SC11, for example) the data channel select code should come first, then the command channel. In addition, follow these guides:

- There should be 64 (main memory) words or less designed to start at x7700, where $x = 0, 1, 2, \ldots, 7$.
- All select codes in the loader I/O instructions will be configured at IBL time as follows:
 - S-register bits 11 through 6 will be taken as the configuring select code, 10 (octal) will be subtracted from the configuring select code and the result added to the select code part of all loader I/O instructions except: if the select code in a loader I/O instruction is less than 10 (octal), the select code will not be modified.
 - Note that loader constants having bit 15 on, bits 14 through 12 off, bit 10 on, and bits 8 through 6 anything but 000 (this prevents halts from being configured), will be interpreted as I/O instructions and will be configured as per the information just presented above.
- At IBL time:
 - Word 64 of the loader will be forced to the starting address of the loader in two's complement form.
 - Word 63 of the loader will be unconditionally configured as described above (i.e., S-register bits 11 through 6 will be taken as the configuring select code, etc.). The standard HP loaders use word 63 as DCPC Control Word 1.

7-35. SUMMARY

In using any of the guidelines and microroutine examples presented in this section you must make the final judgement as to "usability" and "workability" of the microprograms you create because of the wide range of applications for microprograms. The base set (appendix G) should be referred to as an example of "correct" microprogramming. Also, section 14 provides examples of microprograms you may be able to use.

With the completion of your study of this section you are prepared to write microprograms for use in the HP 21MX E-Series Computers. The use of microprogramming support software is also necessary and the following sections of the manual provide all the rest of the information you need.

Section 8 PREPRATION WITH THE MICROASSEMBLER

PREPARATION WITH THE MICROASSEMBLER

SECTION 8

With the information in this final section of part II you will be able to prepare your microprograms so that they will be accepted by the RTE Microassembler. If properly prepared, your microprogram will be processed (using information in section 9) to generate micro-object code which is ready to load into WCS for execution in the computer. The section provides:

- A suggested method for preparing your microprograms. •
- A description of the microassembler character set, fields, and other rules for preparation. .
- Microassembler control methods. •
- Methods of making microprogram starting address assignments and making other modifications . using the pseudo-microinstructions.

The information in this section requires as a prerequisite, a study of the preceding sections (particularly sections 4 and 6).

8-1. PLANNING AND PREPARATION

Using the information on the microassembler (starting in paragraph 8-6) you can prepare your microprogram for input to the microassembler on punched cards, paper tape, or magnetic tape cartridges. It is suggested, however, that it may be easier to prepare the microprogram on a disc file. To prepare a file containing a microprogram, use the RTE system Interactive Editor as outlined below.

8-2. PLANNING

Plan the microprogram essentially the same way as for an Assembly language program but base the objective on the concepts discussed in section 1. Steps that must be taken to achieve the objective should be clear and the logical sequence for the microprogram perhaps prepared in flowchart form.

To prepare a microprogram taking full advantage of your system's RTE Interactive Editor program (EDITR), all that is needed is pencil, paper, and the system console. The instructions given here are intended for use at the system console in a single-user environment. If you are operating in a Multi-Terminal Monitor (MTM) environment, it is assumed that you have taken the HP RTE training course or have the assistance of a person familiar with the MTM.

The EDITR program provides the tool for generating the source code, and the RTE FMGR program provides a means for storing microprogram sources as files. The files can be accessed later for editing and microassembling. Complete instructions for using these RTE system programs are beyond the scope of this manual which only provides guidelines for use to prepare and edit microprograms. Complete information on the EDITR and FMGR is provided in other documentation supplied with your RTE system.

8-3. **PRELIMINARY INFORMATION.** When preparing your microprograms using the EDITR, the first two lines of your microprogram should be the microassembler control instructions MICMXE and \$CODE; the last line should be the psuedo-microinstruction END. Paragraph 8-6 provides all the details on the microassembler you will need. You should read through these or refer to them before actually going on-line. After the microprogram is written, press any key on the system console to get an RTE prompt character (*). Then type RU,FMGR and press the RETURN key. The system responds by outputting a FMGR prompt character (:). Type LS and press RETURN, the system outputs another FMGR prompt. Type RU,EDITOR and press RETURN; the system outputs SOURCE FILE? followed by the EDITR prompt character (/). Enter a space (blank) character and press RETURN; the system outputs EOF. At this point the system console should show the following:

```
*RU,FMGR
:LS
:RU,EDITR
SOURCE FILE?
/^
EOF
/
```

where:

^ means a space (blank) character.

Typing errors can be corrected by backspacing (or use a CONTROL H) then retyping the correct entry. After completing the above, make subsequent corrections using the EDITR as described in the EDITR documentation.

8-4. FIELD TEMPLATE

It should be noted at this point that if desired, you can prepare complete short microprograms using the Microdebug Editor. The starting column for each field in microinstructions is taken care of for you by the MDE in this case. Examples in section 14 use this method to illustrate and familiarize you with the microprogramming support software. Details on the Microdebug Editor are included in section 10.

The method you can use to identify the starting columns for microinstruction fields when preparing microprograms for input to the microassembler with the RTE Interactive Editor (as described in paragraph 8-3) is to use the Editor Tab function. So, at this point, to create a "pseudo-coding form" that will locate the starting point of each field (assuming you have followed the instructions in paragraph 8-3); enter the following after the EDITR prompt showing on the console:

T;10,15,20,25,30,40

Press RETURN and the system will output another EDITR prompt. You may now enter your microprogram as described in the next paragraph. Remember to enter a space after each prompt (/) to reach column one of your "coding form". Use the semicolon (;) key as a tab key to reach desired microinstruction fields.

8-5. MICROPROGRAM ENTRY

When you have a template (pseudo-coding form), enter your microprogram (prepared according to the rules to follow). Enter a space after each prompt (/) to reach column one of your "pseudo-coding form" (usually the EDITR "Tab" function) and terminate each line by pressing the RETURN key. You can list any line in your microprogram by entering the number of the desired line. After entering your complete microprogram, go back to line 1 and list the entire program by entering Lnn (where nn is the number of lines in the program file) immediately following the EDITR prompt. Check the program for errors and make any corrections as necessary. Now assign the file a new name by entering ECnew (where new is a new file name) immediately after the prompt. For example:

/ECJOE1

The system outputs the message END OF EDIT followed by a FMGR prompt. At this point you will have created a file that contains your first microprogram. If your system console is a teleprinter (TTY), you have a hard copy of your microprogram; if your console is a CRT terminal, obtain a hard copy on the system list device by using the FMGR LIst command (LI,JOE1). Check the copy and correct any errors.



8-6. THE MICROASSEMBLER

The RTE Microassembler translates symbolic microprograms into binary object code. The object code is produced in either a standard format recognized by the RTE Microdebug Editor and the WLOAD subroutine or a special format to be used as input to the HP ROM Simulator. The source may be entered from an input device or the RTE system LS tracks. (Microassembler execution will be described in section 9.) Object code may be generated to an output device as well as to a disc file. The microassembler can also produce a symbol table map, listing of source records and generated code, and a cross-reference symbol table which will all be described in section 9. The rules for preparation with the microassembler are described in this section. The hardware/software environment for the microassembler is described in section 3.

8-7. MICROASSEMBLER RULES

The RTE Microassembler accepts 72-character fixed-field source records (from the devices mentioned in paragraph 8-6). The 72-column format allows sequencing of card decks if you choose to prepare your source records on that type of medium. Each source record falls into one of the following categories:

- Comment
- Control command
- Microinstruction
- Psuedo-microinstruction

An asterisk in column one of a source record indicates that the entire microassembler source is a comment. Control commands are described in paragraph 8-8. The microinstruction source records that may be used are described in detail in section 4 (in particular see figures 4-3 and 4-4) but general requirements for microassembler use are discussed in this section. The psuedo-microinstructions are fully described in this section.

Preparation

Where there are deviations from specifications for a particular type of source record (or field as described below) the difference will be so noted. Any ASCII character may appear in the comments source record (i.e., asterisk in column one). Most characters are legal in labels except as noted in paragraph 8-15. A space may only begin a field if no micro-order is specified in that field.

8-8. CONTROL COMMANDS

Control command source records affect external characteristics of the microassembly (e.g., listing and object code formats). The control command must start in the first column. Blanks are permitted only preceding and within comments following the control command. Control commands may be intersperced with other source records to specify control over the microassembly process. Certain control commands must be used (as mentioned in paragraph 8-3) in specific places in your microprograms. To wit: the first source record of your microprogram must be a "MIC" control command. There are options that may be used with some of the control commands and they are so noted in the description of each command that follows. There should be only one control command per source record. All control commands except MIC begin with a "\$" (Dollar character) in column 1. No intervening spaces are allowed in any control statement other than as specified.

8-9. MIC ASSEMBLY COMMAND. For the E-Series or F-Series Computer, a MICMXE control command must be the first line in the source file. This command indicates whether the source is a M-Series or E/F-Series Computer microprogram, respectively, and specifies certain microassembly options. The form of the command for this computer is:

MICMXE,*p1*,*p2*, . . .

where:

" $p1, p2, \ldots$ " indicates a list of parameters. The parameters are optional and may appear in any order. The microassembly options are:

- B = Output object code to the punch device.
- R = Produce standard format object code.
- S = Produce special format object code for the HP ROM Simulator.
- L = List source and generated code on list device.
- T = List a symbol table map on the list device.
- C = Generate a cross-reference on the list device.

If "B" is not specified, no punched output is produced (this option does not affect the \$CODE output). The "R" and "S" optional parameters are mutually exclusive; if neither is specified, the microassembler defaults to the format specified for the "R" parameter. The "R" and "S" parameters affect both the punched and \$CODE (control command) output. (Note that the "B, R," and "S" parameters operate in a manner similar to Assembler conventions.) The "S" option is a special 32-microinstruction object code format. This special HP ROM Simulator format is reserved for system maintenance. Appendix E describes the format.

If the "L" option is not specified, only error and pass-completion messages will be written on the list device. \$LIST commands will be ignored. The "T" option provides a listing of label names and the corresponding octal address used in the microprogram. The "C" option, and all the options for microassembler output are described in section 9.

An example of the use of the MIC control command (starting in column 1) would appear as shown below:

MICMXE,L,T

Here, note that the microassembler will default to the standard format object code.

8-10. THE \$CODE COMMAND. The \$CODE command directs object code to be written to the specified file. The command has the following form:

\$CODE=FNAME [:security [:crlabel]] [,REPLACE]

The "FNAME" parameter specifies the name of the file to be created. For the "R" parameter, a type 5 file is created for the object code to permit a checksum of the records. A type 3 file is created for "S" format object code (to prevent a checksum of the records, which would be invalid due to the different format) blanks are not permitted between subparameters (as indicated in paragraph 8-8). The "%" notation for octal values generally accepted in the microassembler is treated as an alphanumeric character string here (to be consistent with RTE). If a file with the same name already exists and the REPLACE option is specified, the existing file is purged. Otherwise, object code is generated only to the punch device. The "security" and "crlabel" parameters indicate the file security code and disc cartridge label respectively; these sub-parameters are optional.

Object code generated to the \$CODE file depends on the "R" or "S" option specified in the MICMXE command. For the suggested method of preparing your microprogram this control command should appear immediately after the MIC command.

8-11. **\$PAGE COMMAND.** The **\$**PAGE command causes a page eject and, optionally, replaces the heading during the listing of the microprogram. The forms of the command are:

\$PAGE
\$PAGE=title

The first form simply causes a page eject; the current heading is not altered. The second form, additionally, replaces the heading with the character string following the equal sign. The heading *(title)* is truncated after 60 characters. The \$PAGE command is ignored when listing is disabled.

8-12. THE \$LIST AND \$NOLIST COMMANDS. The \$LIST and \$NOLIST commands have no parameters. The two commands control the source listing in the second pass of the microassembly. The \$NOLIST command disables the listing of the source records and generated code until a subsequent \$LIST command is encountered. These commands are ignored if the "L" option is omitted in the MIC assembly command.

8-13. **\$PUNCH AND \$NOPUNCH.** The \$PUNCH and \$NOPUNCH commands have no parameters. The effect that \$NOPUNCH/\$PUNCH have on the output depends on the object code format and the device. For "R" MIC command parameter format, disjoint code groups always cause a new (DBL) record to be written to the device of \$CODE file. For "S", if the "missing" portion of code (between two disjoint code groups) does not extend beyond the buffer, the space is simply filled with microwords containing all 1 bits. Otherwise, leader or an end-of-file separates disjoint code groups on a punch device or \$CODE file respectively (after padding the remainder of the buffer as before).

8-14. HP 1000 E-SERIES AND F-SERIES MICROINSTRUCTIONS

The format of the four microinstruction word types and all the micro-orders that can be used in the various fields are described in section 4 (in particular, figures 4-3 and 4-4). These source records can contain up to 72 characters with the legal field entries. To summarize section 4 information, the general uses for the four word types are defined below:

- Word type I executes:
 - Data transfers between main memory, the I/O section, and the Arithmetic/Logic section.
 - Logical and arithmetic functions on data.
- Word type II specifies data to be transferred to a specific register.
- Word type III executes a conditional branch based on flags or data values. When the OP field micro-order is "RTN", the address field (field 6) must be empty: comments must not appear before column 31. Field numbers are reviewed next.
- Word type IV executes an unconditional branch or microsubroutine branch.

Microinstruction source records and psuedo-microinstruction source records (to be described in paragraph 8-19) have similar fixed-field formats and are distinguished by the mnemonic in the OP field. Each microinstruction source record contains seven fields with the starting column of each field as follows:

FIELD	COLUMN	MEANING
1	1	Label
2	10	OP/Branch
3	15	Special, or Branch modifier
4	20	ALU, Branch Condition, or IMM modifier
5	25	Store, or Branch Sense
6	30	S-bus, Branch Address or, IMM operands
7	40	Comments (see allowable exception below)

A mnemonic in any field must begin in the first column of that field. The seventh, (Comment) field must be separated from the last field by at least one blank column. For word type I microinstructions, the Comment field must *not* appear before column 35.

As shown in figure 4-4, the fields are fixed for microassembly language source records. A few things to remember about the fields are:

- Field 1 can contain a label that is no longer than eight characters.
- Field 2 contains a micro-order no longer than four characters. This field can also contain a psuedo-microinstruction (refer to paragraph 8-19 for the explanation of psuedo-microinstruction mnemonics).
- Field 3 contains a micro-order no longer than four characters.
- Field 4 contains a micro-order no longer than four characters.
- Field 5 contains a micro-order no longer than four characters.
- Field 6 contains a micro-order no longer than four characters (word type I,) or an operand (word type II,) or an address (word types III and IV).
- Field 7 contains comments only. Field 7 ends in column 72.

Some additional comments on the fields follow.

8-15. THE LABEL FIELD. As mentioned above, a label (field 1) may be comprised of up to eight characters. The label may contain any ASCII character except a plus (+) or a minus (-). The first character must not be numeric or an asterisk (*), dollar sign (\$), or a percent sign (%). Each label should be unique within the microprogram and cannot contain spaces within the label. Names which appear in EQU psuedo-microinstructions (refer to paragraph 8-19) may not be used as source record labels in the same microprogram.

8-16. MICRO-ORDERS. Fields two through six may contain any of the legal micro-orders used in word types I through IV. Refer to figure 4-4 for a list of the legal micro-orders. Word type II contains an operand in field 6 which must conform to the constrains listed in table 4-1.

8-17. ADDRESS FIELDS. Word types III and IV have address expressions in field 6. The address expressions may have one of the following forms:

number label label+number label-number * *+number *-number

The asterisk means "current address". If "*number*" is preceded by a percent sign (%) or followed by a "B", the string represents an octal quantity. For EQU psuedo-microinstructions, any "*label*" must have appeared previously in a Label field. Refer to the table 4-1 explanations of the Address fields for further information.

Preparation

8-18. COMMENT FIELD. This optional field can be any string of characters up to the limit of the source record (column 72). If you have comments that are long you may use an asterisk source record in the next line.

8-19. PSEUDO-MICROINSTRUCTIONS

Psuedo-microinstructions have a direct affect on the object code generated; however, they are not composed of micro-orders as defined by the Control Processor. The format of pseudo-microinstructions differs slightly from that of the microinstructions. The fields are as follows:

FIELD	COLUMN(S)	MEANING
1	1-9	Label
2	10	OP
3	30-39	Operand

The Operand field may start in any column between 30 and 39 inclusive. A Comment field may start in any column, separated by at least one blank column from the last field. The pseudo-microinstructions that can be used include ORG, ALGN, END, EQU, DEF, ONES, and ZERO. The function and constraints for the use of each pseudo-microinstruction are included below. Note the CM address assignment and modification pseudo-microinstructions include ORG and ALGN. EQU and DEF are also used in conjunction with CM addressing.

8-20. THE ORG PSEUDO-MICROINSTRUCTION. The starting address of each microprogram must be assigned by an ORG pseudo-microinstruction. The form of the ORG pseudomicroinstruction source record is:

LABEL	OP	OPERAND
—	ORG	expression

The ORG pseudo-microinstruction specifies the control memory address of the subsequent microinstructions. An ORG must precede the first generated microinstruction. Subsequent ORG pseudomicroinstructions are permitted: however, the specified CM address must not be less than the address of the next microinstruction. If the first ORG is not included the microassembler will default to set the CM address of subsequent microinstructions to CM location 27000 (octal). The Operand field may be any expression. Any label must have appeared previously in a Label field.

Section 6 on mapping and section 2 provide information on CM locations and CM software entry points of which you should be aware before using the ORG in a microprogram. Since it is unlikely that any of your microprograms will use an entire module, you should organize (or "map") each of your modules to accommodate several microprograms. This is done by placing branch microinstructions in some (or all) of the module starting addresses that can be accessed by OCT main memory instructions. Each of these branch microinstructions should point to a microprogram located within the module. For example:

Preparation

LOCATION	LABEL	OP/ BRCH	MOD/ SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDRESS	COMMENTS
				•			
	MICPR01 MICPR02	ORG EQU EQU				27000B 27011B 27065B	
				•			
	MICPR07	EQU				27270B	
27000	MICPR010	EQU	RJ30			27315B MICPR01	START ADDRESS 1
27000		JMP JMP	RJ30			MICPR02	START ADDRESS 2
27002		JMP				MICPR03	START ADDRESS 3
				•			
27007		JMP		-		MICPR07	START ADDRESS 7
27010		JMP END				MICPR010	START ADDRESS 10
THE BEGINNING OF THE MICROPROGRAM WITH ENTRY POINT ADDEL MICROPROGRAM WITH ENTRY POINT							

* LABEL MICPRO1 SHOULD THEN DRG AT LOCATION 27011B.

Each label referenced by a JMP micro-order must be defined in a microprogram that maps the module. In most cases, the number of required starting addresses will be unknown until the number of prepared microprograms uses all (or almost all) 256 locations in a module. To allow for these cases, module addresses can include the RJ30 micro-order to modify the target address by using bits 3 through 0 of the OCT main memory instruction. The microprogram pointed to by using the JMP,RJ30 microinstructions should be simply a table of starting addresses of other microprograms. Examples of mapping techniques are discussed further in section 6.

Using the information provided and your present and anticipated microprogramming requirements, you can determine whether or not your module should be mapped. You should also be able to determine the starting addresses of some of your microprograms. The module mapping microprogram should consist of a MICMXE control command, an ORG psuedo-microinstruction specifying the first module location (e.g., 27000), a list of EQU pseudo-microinstructions associating values with labels, a sequence of branch microinstructions, and an END pseudo-microinstruction. After preparing and microassembling the mapping microprogram, load it into the desired Writable Control Store (WCS) board by using the microdebug editor (MDE) or WLOAD subroutine. (Refer to sections 10 and 11 for information on loading.) Once the module map is loaded into WCS, MDE or WLOAD can be used to load each microprogram into WCS beginning at the microprogram's starting address.

8-21. ALGN. The form of the ALGN psuedo-microinstruction is:

LABEL	OP	OPERAND
	ALGN	_

ALGN alters the control memory address so that subsequent microwords start on a 16-word boundary (i.e., the next microword is located at the next address where the lower 4 bits of the address are zero). This is useful for setting the origin of tables which are indexed by the lower four bits of a branch microinstruction (i.e., using the RJ30, J74, etc., micro-orders). Examples of the use of ALGN (and some of the other pseudo-microinstructions) appear in part 4.

8-22. THE END PSEUDO-MICROINSTRUCTION. The form of the END pseudomicroinstruction is:

LABEL	OP	OPERAND
_	END	_

The END pseudo-microinstruction marks the end of a microprogram. This must be the last source record in any microprogram.

8-23. EQU. The form of the EQU pseudo-microinstruction is:

LABEL	OP	OPERAND
label	EQU	expression

The EQU pseudo-microinstruction associates the value of the *expression* with the label. This is useful for symbolically referencing locations external to the microprogram (i.e., branch target addresses). Examples of EQU might look like:

Character column:

1	1	0 3	0
Fields:	Field 1	Field 2	Field 6
Content:	HALT RELO START	EQU EQU EQU	34000B 36000B RELO

8-24. DEF. The form of the DEF pseudo-microinstruction is:

LABEL	ОР	OPERAND
label	DEF	expression

The DEF pseudo-microinstruction generates a 24-bit microword with the contents equal to the absolute value of the *expression* address in control memory. The "*label*" field may be left blank. Examples of the use of the DEF pseudo-microinstruction might look like:


Cha colu	racter mn:		
1	1	io 3	0
Fields:	Field 1	Field 2	Field 6
Content:	AD1	DEF DEF DEF	SRF+150 ASGNOP 416B

DEF is not normally used for user microprogramming.


8-25. THE ONES AND ZERO PSEUDO-MICROINSTRUCTIONS. The form of the ONES and ZERO pseudo-microinstructions are:

LABEL	OP	OPERAND
label	ONES	_
label	ZERO	

The ONES and ZERO pseudo-microinstructions each generate a microword with the content equal to either all ones or zeros, respectively. The "*label*" field may be blank. An example of the use of ONES is:



An example of using ZERO would be:



ONES and ZERO are not normally used for user microprogramming.

8-26. SUMMARY

The information presented thus far should bring you to the point where your microprogram is complete and ready to microassemble then execute using the information in part III. The control command and pseudo-microinstructions are summarized below.

• Control commands (start in column one):

MICMXE,B,L,T,C,R(or S) \$CODE=FNAME[:[security][:[crlabel]]][,REPLACE] \$PAGE=title \$LIST \$NOLIST \$PUNCH \$NOPUNCH

• Pseudo-microinstructions:

Columns	1-9	10	30-39
	LABEL	ОР	OPERAND
		ORG	expression
	_	ALGN	
		END	
	label	EQU	expression
	label	DEF	expression
	label	ONES	
	label	ZERO	_

See figure 4-4 for a summary of all the micro-orders you have available for microinstructions.

PART III Microprogramming Support Software and Hardware

.

Section 9 USING THE RTE MICROASSEMBLER



USING THE RTE MICROASSEMBLER

This section provides instructions for actually microassembling your microprograms. The assumption here is that you have prepared your microprogram using the information from part II of this manual. It is also assumed that the RTE Microassembler is present in the RTE operating system. Refer to section 3 in this manual for guidelines on preparing for microprogramming. Some additional information on using the RTE system is provided but, for complete coverage, it is expected that you will refer to the RTE system manuals.

This section provides information on executing the microassembler and information on output such as:

- Binary object code
- Microassembled listings
- Symbol table output

In addition you will find information on the RTE Microassembler Cross-Reference Generator and microassembler messages output to the list device and operator's console.

9-1. USING THE MICROASSEMBLER

As described in section 8, the microassembler accepts fixed-field microprogram source records of up to 72 characters in length. Each source record contains either one microinstruction, one psuedomicroinstruction, or one microassembler control command. The microassembler processes the input source records and produces the binary object code of the microprogram. If specified by the initial microassembler control command (MICMXE), the microassembler also produces a microprogram listing in both symbolic and octal format, a symbol table, and error messages. Refer to sections 4 and 8 for descriptions of microinstructions acceptable by the microassembler. Section 8 also contains a description of pseudomicroinstructions and microassembler control commands. The following paragraphs provide a procedure for microassembling a microprogram. The procedure assumes that you are using the RTE system console and that the microassembler program, MICRO, is disc resident. If MICRO is available only on paper tape, load it using the RTE LOADR as described in the *RTE Operating Manual*. If the microprogram source is not in a disc file, MICRO can read it from some input device in the system. Section 3 provides more information on preparing to use microprogramming support software.

9-2. EXECUTION COMMAND

The microassembler may be scheduled in the RTE system with one of the following commands. All parameters are optional. (The instructions that follow this definition explain one method of executing the microassembler.)

RU,MICRO,input,list,output,lines,console ON,MICRO,input,list,output,lines,console

• The "input" parameter indicates from what logical unit (LU) the source is to be read; the default is LU 5, an input device. If the "input" LU is 2, the system disc, the source is read from the system LS tracks. You must move the source onto the LS tracks prior to entering the ON command.

SECTION

9

NOTE

If MICRO is run from the File Manager (:RU,MICRO), the *input* default is LU 1, not LU 5.

- The "*list*" parameter indicates to what logical unit the listing is to be written. The default is LU 6, the standard list device.
- The "output" parameter indicates to what logical unit the object code is to be directed. The default is LU 4, possibly a paper tape punch, or magnetic tape (some output device).
- The "lines" parameter indicates the number of printable lines on the list device, exclusive of a three-line header. The default is 56.
- The "console" parameter indicates the logical unit to which special messages are written. The default is LU 1, the operator console.

If the microprogram was prepared and stored in a disc file using the method suggested in section 8, perform the final edit and prepare to microassemble the program as follows:

• Press any key on the system console to get an RTE prompt (*). Then enter RU,FMGR to get a FMGR prompt (:). Make the following FMGR entries one at a time:

LS MS, name, MICRO

NOTE:

,MICRO required for RTE IV only.

where:

name is the name you assigned to the microprogram during program preparation. The system outputs the following:

FMGR 015 LS LU *lu* TRACK *trk*

where:

FMGR 015 is a "non-error" message, lu is the LU number of the disc, and trk the disc track number.

• Run the microassembler program by entering the following command after the FMGR prompt:

RU, MICRO, 2, list,output,lines,console

where:

2 is the logical unit (LU) number of the disc LS track. In this procedure, it is assumed that the microprogram source was input to the disc as described above. If you are using some other input device, insert that device's LU number. If no input device is specified, this parameter defaults to LU number 1 or 5 as explained at the beginning of paragraph 9-2. The other parameters were explained previously.

• The program title, MICROASSEMBLER, is printed and pass 1 begins. If the "T" parameter is included in the MICMXE microassembler control command (in the source microprogram), the microassembler prints the symbol table at the conclusion of pass 1. Pass 2 begins immediately and the microassembler outputs the listing ("L" parameter) and if the "R" parameter was specified, relocatable object tape; this completes the microassembly.

NOTE

If pass 2 fails to begin, check that the "output" device is turned on. The microassembler will cycle in a loop until the punch is turned on.

Paragraphs 9-3 through 9-7 describe the various outputs of the microassembler. Error messages and information messages are described in paragraph 9-8.

9-3. THE MICROASSEMBLER OUTPUT

The following paragraphs describe all forms of output from the RTE Microassembler. The forms are:

- Binary object code.
- Source and octal microprogram listing.
- Symbol table.
- Messages.

The cross reference generator, which can be an output of the microassembler if the "C" option is specified in the MICMXE control command, is described in paragraph 9-7.

9-4. BINARY OBJECT CODE

The standard object code output by the microassembler to a disc file or some other output device consists of one or more microinstruction records. Appendix E shows the format as it appears on paper tape. One microinstruction record holds up to 27 microinstructions and 5 16-bit words of header information. Each source microinstruction requires 32 bits (two words) in the object format: an 8-bit address and 24 bits for the microinstruction. Therefore, the length of the microinstruction record comprises:

Five words of header plus 2n words for n microinstructions (two words for each microinstruction)

5 + 2n words for one microinstruction record.

The maximum number of microinstructions in one microinstruction record is 27. Consequently, the maximum record length equals $5+(2\times 27)$: 59 words. The last object record is a four-word End Record. When the microprogram consists of more than 27 microinstructions, a series of instruction records are produced with the last one haveing 27 or less microinstructions. For example, if 57 microinstructions are assembled, three microinstruction records and an End Record are produced as follows:

Microassembling

- Microinstruction record 1, consisting of 5 words of header and 54 words for 27 microinstructions: 59 words total.
- Microinstruction record 2, consisting of 5 words of header and 54 words for 27 microinstructions: 59 words total.
- Microinstruction record 3, consisting of 5 words of header and 6 words for 3 microinstructions: 11 words total.
- The End Record, consisting of 4 words.
- The total microassembler object code is 133 words for the microprogram.

The standard object format is accepted by all programs that accept standard relocatable format. Therefore, the object code can be stored from an imput device into a disc file as a binary relocatable by the FMGR STore command. If the microprogram includes a \$CODE microassembler control command as described in section 8, the microassembler automatically stores the object code into a disc file.

The microassembler outputs non-standard HP ROM Simulator object code to the device if the "B" and "S" parameters are included in the MICMXE microassembler control command as described in section 8. Appendix E also shows the format of this type of object tape.

9-5. MICROASSEMBLER LISTING OUTPUT

The microassembler prints the microprogram source and the generated octal code on the system list device if the "L" parameter is included in the MICMXE microassembler control command (Refer to section 8 for details on MICMXE.) Appendix G (the base set) is an example of listing output. Section 14 provides examples of user microprograms. Note that from left to right the listing output contains a line number (decimal), the CM address (octal), the 24-bit microinstruction content at that address in octal form, then the seven fields of microinstructions.

9-6. SYMBOL TABLE OUTPUT

The microassembler prints a symbol table on the list device if the "T" parameter is included in the MICMXE microassembler control command (section 8). An example symbol table output is shown here. The actual content will, of course, depend upon your microprogram. The left column of the symbol table lists the symbols or labels used in the microprogram. Absolute octal addresses for the symbols are also output. If addresses are terminated by the letter "X" it indicates a symbol defined by an EQU pseudo-microinstruction in the microprogram.

SYMBOL TABLE

MOVE	032412X
GOTO	032421X
RET	032427X
LAST	032717X
OUT	032011
ERR1	032012

9-7. USING THE CROSS-REFERENCE GENERATOR

Assuming that the RTE Microassembler Cross-Reference Generator program is configured into the RTE software system, it is run automatically by the microassembler if the microprogram includes the "C" parameter in its MICMXE microassembler control command. However, you can run the generator independently by using either an RTE or FMGR command as follows:

ON, MXREF, input, list, lines, console

RU,MXREF,input,list,lines,console

The parameters are optional and correspond to those defined for the microassembler execution command described in paragraph 9-2. Informative messages and error messages output by the Cross-Reference Generator (MXREF) are described in paragraphs 9-8 and 9-9. Additional points about the Cross-Reference Generator follow:

- MXREF does not flag erroneous statements. In fact, MXREF looks at only the label and expression fields, using field 2 and, in some cases, field 3 to determine the instruction format.
- Statements which contain invalid mnemonics in field 2 are treated as word type IV microinstructions, causing field 6 to be cross-referenced as an expression.
- MXREF will cross-reference characters in the label and expression fields of statements which do not permit labels or expressions.
- In the cross-reference output, the first line number is the line on which the symbol was defined (ie., appears in the label field); subsequent line numbers are lines on which the symbol was referenced. (If the symbol appears in the label field of more than one statement, subsequent "definitions" are cross-referenced as references to the first occurrence.)
- MXREF flags undefined and unreferenced symbols with the messages:

NOT DEFINED **NOT REFERENCED**

- The output does not exceed 72 characters per line.
- MXREF outputs some summary statistics which may be of general interest, viz.:

number of symbols (defined and undefined) number of references (excluding definitions) number of source lines (including control commands).

Microassembling

The first four mentioned above allow MXREF to cross-reference programs which may not be correct micro-programs. The resulting cross-reference listing may be useful in determining the external symbols which must be defined with an EQU statement, or in finding all references to a misspelled symbol. An example MXREF output is shown below.

```
PAGE 0001 RTE MICRO CROSS-REFERENCE REV.A 760718
```

SYMBOLS=0012 REFERENCES=0013 SOURCE LINES=0144

COMPARE	0071	0134	
ENDCHK	0133	0105	
EXIT	0143	0045	0055
HORI	0030	0115	
INTCHK	0105	0087	0090
INTEXIT	0115	**NOT	REFERENCED**
INTRTN	0122	0040	
SETY	0050	0139	
SORT	0036	0031	
STRTPASS	0062	0138	
SUBTRACT	0089	0085	
SWAP	0096	0088	

9-8. MESSAGES

The microassembler and Cross-Reference Generator output two kinds of messages. Error messages are output to the system list device; informative messages are output to either the system list device or to the operator's console (which is not necessarily logical unit 1). Informative messages and error messages are described in paragraphs 9-9 and 9-10 respectively.

9-9. INFORMATIVE MESSAGES

The applicable one of these two messages are printed on the system list device:

END OF PASS n: NO ERRORS

This is the normal pass-completion message where n is the pass number.

END OF PASS n: e ERRORS

This message indicates the number of errors detected during the pass; n is the pass number and e is the number of error messages.

The messages that can be output to the operator's console follow:

/MICRO: RE-INPUT SOURCE AND *GO

This message means that the microassembler was unable to get necessary disc tracks when the microprogram source was input from a device other than the disc. To recover, reposition the source, and schedule the microassembler with the RTE GO command (GO,MICRO, etc.). Thismessage can appear between the two microassembly passes and before the cross-reference generation.

/MICRO: END

This is the normal conpletion message for the microassembler.

/MICRO: END WITH ERRORS

Error messages appear on the list device.

/MICRO: ABORT

This message means that the microassembler detected an irrecoverable error and aborted.

/MXREF: END

This is the normal completion message for the Cross-Reference Generator.

/MXREF: RE-INPUT SOURCE AND *GO

Same as for the microassembler RE-INPUT message except applicable to the Cross-Reference Generator when the "C" option's used with the "MIC" control command.

/MXREF: ABORT

This message indicates that a irrecoverable error was detected in the Cross-Reference Generator.

9-10. ERROR MESSAGES

The microassembler checks each microinstruction for errors during microassembly. If an error is detected, an error message is written to the list device. Following all error messages for a source record, the source record itself is printed. The form of the error message is:

**ERROR e IN ln1 (See ln2) message:

where:

e is an error number defined in table 9-1;

ln1 is the line number of the source line containing the error;

ln2 is the line number of the previous source line (if any) containing the same error.

message is the error message.

Т

Table 9-1 gives the complete meaning of each error message recovery procedure, and/or the microassembler action taken.

ERROR NUMBER	MESSAGE/MEANING/RECOVERY
1	DUPLILCATE LABEL IN FIELD 1. The microinstruction label is the same as a previously used label or EQU symbol. This occurrence of the symbol is ignored and its first definition holds.
2	INVALID OP IN FIELD 2. A NOP micro-order is inserted in field 2.
3	INVALID SPECIAL IN FIELD 3. A NOP is inserted in field 3.
4	INVALID CONDITION IN FIELD 4. An ALZ is inserted in field 4.
5	INVALID ALU IN FIELD 4. A PASS micro-order is inserted in field 4.
6	INVALID MODIFIER IN FIELD 4. A HIGH micro-order is inserted in field 4.
7	INVALID STORE IN FIELD 5. A NOP is inserted in field 5.
8	INVALID S-BUS IN FIELD 6. A NOP is inserted in field 6.
9	INVALID SENSE IN FIELD 5. Micro-order in field 5 is not RJS and is ignored.
10	MISSING ORG. Origin is set to 27000B.
11	INVALID CONSTANT IN FIELD 6. The Operand of a word type II microinstruction is out of range. A value of 0 is inserted in field 6.
*12	\$CODE IGNORED: NO BUFFER SPACE. Insufficient memory for object code buffer. Object code is only punched on tape (if B parameter included in MICMXE microassembler control command).
*13	\$CODE IGNORED: CANNOT BUILD FILE. Object code is punched only on tape (if B parameter included in MICMXE microassembler control command. This message is followed by the FMGR error code.

Table 9-1. Microassembler and Cross-Reference Generator Error Messages

ERROR NUMBER	MESSAGE/MEANING/RECOVERY
*14	INVALID FILE REFERENCE. Syntax error occurred in <i>filename</i> , security, or crlabel specification. (Refer to the <i>Batch and Spool Manual</i> .) Object code is only punched on tape (if B parameter included in MICMXE microassembler control command).
15	NOT TYPE-3 SPECIAL IN FIELD 3. A NOP is inserted in field 3.
16	NOT TYPE-1 or 2 SPECIAL IN FIELD 3. A NOP is inserted in field 3.
17	NOT TYPE-4 SPECIAL IN FIELD 3. A NOP is inserted in field 3.
*18	INVALID CONTROL COMMAND. The microassembler assumes the parameter defaults of the MICMXE control command.
19	INVALID EXPRESSION IN FIELD 6. Branch address is out of permitted range, or target label address is undefined. A value of 0 is inserted into field 6.
**20	NO SOURCE. Microprogram source input device is not ready or the micro- assembler program (MICRO) was given incorrect input device LU number. Check input device; and MICRO command. Make necessary correction and micro- assemble again.
*21	MISSING END. The microprogram has no END statement. Correct and microassemble again.
*22	SYMBOL TABLE OVERFLOW. The microprogram has too many labels; or insufficient memory to build symbol table.
23	ADDRESS OUT OF RANGE IN FIELD 6. Branch address is out of permitted range. A value of 0 is inserted into field 6.
*24	LABEL NOT ALLOWED IN FIELD 1. The characters in field 1 are ignored.
*25	FIELDS 4 & 5 MUST BE BLANK. These fields are ignored in word type IV instructions.
26	ADDRESS SPACE OVERFLOW. Branch address is greater than 37777B (16383). A value of 0 is inserted into field 6.
**27	INVALID OR MISSING MICRO COMMAND. The MICMXE microassembler control command is incorrect or missing; microassembly aborts. Correct the line and microassemble again.
*28	DUPLICATE MICRO OPTION IGNORED. A parameter appears more than once in the MICMXE control command. The first appearance is accepted; the others are ignored.
*29	FILE I/O ERROR. This message is followed by a FMGR error code. Object code is punched only on tape (if B parameter included in MICMXE microassembler control command).
**30	INVALID MICRO OPTIONS. A microassembler control command has incorrect parameter(s). The parameter(s) is ignored.
*31	INVALID LABEL IN FIELD 1. The label contains a plus (+) or minus (-) sign or begins with a percent (%) character.
*32	SECOND \$CODE IGNORED. Only one \$CODE control command is allowed; subsequent ones are ignored.

Table 9-1. Microassembler and Cross-Reference Generator Error Messages (Continued)

ERROR NUMBER	MESSAGE/MEANING/RECOVERY	
*33	EXPRESSION NOT ALLOWED IN FIELD 6. The characters in field 6 are ignored.	
	CROSS REFERENCE GENERATOR MESSAGES	
1	SYMBOL TABLE OVERFLOW	
2	NO SOURCE	
 NOTES: 1. Messages flagged with a single asterisk (*), have no effect on generated code. Non-recoverable errors are flagged with a double asterisk (**). 2. Unless the microassembly process is aborted (/MICRO: ABORT message listed on system console), you can correct any of the above errors by using the Microdebug Editor and execute the microprogram from WCS. However, the resulting object code is not suitable for burning pROM's. To burn pROM's, you must correct the microprogram source and reassemble to get an error-free object code direct from the microassembler. 		

Table 9-1. Microassembler and Cross-Reference Generator Error Messages (Continued)

Section 10 USING THE RTE MICRODEBUG EDITOR

USING THE RTE SECTION MICRODEBUG EDITOR 10

The Microdebug Editor (MDE) allows you to load microprogram object code into WCS, debug the code, and execute the microprogram. Using the debugging features as illustrated in section 14, you may also write short microprograms using the MDE. In order to use MDE, it is necessary that the WCS boards be assigned subchannel base addresses or initialized for the transfer of the microcode. Complete information required to write WCS initialization programs is given in the Driver DVR36 Manual. Example WCS initialization procedures are included in section 14.

MDE provides its own prompt character (\$) and responds to its own set of operator commands. When you use MDE, you must observe the operator command syntax (described in table 10-1) and the following conventions:

- A numeric parameter is assumed to be positive unless preceded by a minus sign (-).
- A numeric parameter with the letter "B" suffix indicates the parameter is octal. Otherwise the numeric parameter is assumed to be decimal.
- Two adjacent commas (,,) or colons (::) mean a parameter assumes its default value.
- Leading blanks (spaces) and blanks preceding or following a comma or a colon are ignored.
- All inputs must be terminated by a carriage return (CR).

Table 10	1. MDE	Operator	Command	Syntax
----------	--------	----------	---------	--------

ITEM	MEANING
UPPER CASE	These characters are literals and must be specified as shown.
lower case	These characters only indicate the type of information required.
REad	This combination means that the RE is literal and must be used as shown; the remaining characters are for information only and need not be used.
[,item]	Items within brackets are optional. You can default the item by omitting it or by replacing it with a comma if other items follow it.
,item1 ,item2 ,item3	This indicates that any one of the items listed may be used. You can default the selection by omitting it or by replacing it with a comma if other items follow it.
item1 item2 item3	This indicates that one of the items listed must be used.
namr	This indicates one parameter with up to two subparameters separated by colons. Subparameters are allowed on the first parameter only. Examples:
	namr=filename [:security code [:crlabel]] -and- namr=logical unit number

10-1. SCHEDULING MDE

You can schedule the Microdebug Editor program (MDEP) by using either an RTE ON command or an FMGR RU command. (MDEP can also be called by another program as shown at the end of this section.) To schedule MDEP use either of the following commands:

ON,MDEP[,lu1[,lu2[,lu3[,lu4]]]]

RU,MDEP[,*lu1*[,*lu2*[,*lu3*[,*lu4*]]]]

where:

lu1 is the logical unit (LU) number of the console you are going to use to communicate with MDE;

lu2 is the LU number of the WCS board you will be using;

lu3 is the LU number of an additional WCS board (if required);

lu4 is the LU number of a third WCS board (if required).

Upon initial execution, MDE must determine the computer type you are using by making the following request:

COMPUTER TYPE: 1=21MX,2=21MX E-SERIES TYPE(1 OR 2)? NOTE: 2 is also the response for F-Series Computers

You must respond by entering the number "2". This request will not appear with any subsequent use of MDE unless the RTE system is re-booted or MDE is rescheduled.

MDE requires the driver DVR36 and WCS I/O Utility routine WLOAD for its operations. MDE locks all WCS logical units in a WCS LU table (WCSLT); any LU's added to the WCSLT are also locked. You can load, read, modify, debug, and dump microprogram object code by using MDE operator commands. MDE, when used as routine MDES, may also perform these operations in your applications environment. The MDE operations work with all the WCSLT LU's and with control memory addresses issued by the operator commands. Termination of MDEP (or the MDES calling program) unlocks all WCS logical units.

Table 10-2 summarizes the commands for using the MDE; more detailed explanations of the commands are given below. MDE will not allow operations in the base set area of control memory. The valid range of control memory address parameters is 2000 through 37777 octal. MDE outputs a dollar sign (\$) character as a prompt.

CONTROL COMMANDS	DESCRIPTION
??	Explains error code.
EX	Terminates MDE.
I/O COMMANDS	DESCRIPTION
DU	Dumps specified binary object code of current WCS-resident microprogram(s) to a LU or disc file.
LD	Loads microprogram binary object code onto WCS (write verified).
LU	Add or delete WCS logical units to or from a WCS LU table (WCSLT).
EDIT COMMANDS	DESCRIPTION
DE	Delete microinstruction at specified control memory addresses by replacing with NOP's.
RE	Replace microinstruction at specified address.
SH	Show microinstruction at specified address on the operator console.
DEBUG COMMANDS	DESCRIPTION
BR	Set breakpoint into microprogram at specified control memory address.
CL	Clear breakpoint in microprogram at specified control address.
LC	Locate object code in control memory for use with breakpoint.
PR	Set up additional parameters for use with next MDE RU command.
RU	Execute microprogram by executing the appropriate main memory instruction.
SE	Set registers to values desired for next execution of MDE RU command.

Table 10-2. Summa	ry of Microdebug	Editor Commands
-------------------	------------------	-----------------

МDЕ

10-3. ?? COMMAND

This command expands an MDE error code. (MDE error codes are listed and defined in table 10-3.) The command format is:

??[,number]

where:

number is the error number. If *number* is omitted, the last error code issued is expanded. If *number* is xx, error code xx is expanded. If number is 99, all error codes are expanded. (Refer to table 10-3)

10-4. EXIT COMMAND

This command terminates the MDE. (If in MDES, returns to calling program.) The command format is:

EXit

10-5. DUMP COMMAND

This command transfers the contents of WCS to a file or logical unit. The command format is:

DUmp,namr1[,xxxxx[,yyyyy]]

where:

namr1 is the logical unit number or the name of a file to which the object code is to be transferred. If *namr1* is a file, the file is created by this command.

xxxxx and *yyyyy* are the upper and lower control memory addresses of the object code to be transferred. The range *xxxxx* to *yyyyy* inclusive are transferred for all LU's in the WCS logical unit table (WCSLT). If *xxxxx* and *yyyyy* are zeros (default values), all logical units in the WCSLT are transferred.

10-6. LOAD COMMAND

This command loads the binary object code into WCS; the entire load is write verified. The command format is:

LD,namr1

where:

namr1 is the logical unit number or the name of a file from which binary object code is to be transferred. If *namr1* is a file, it may have been created by the DU command or by microassembly of a \$CODE control statement.

Any microprograms residing in WCS that are overlayed by an LD command are lost.

10-7. LU COMMAND

This command adds or deletes WCS logical units to or from the WCSLT and enables or disables WCS LU's that are in the WCSLT. The command format is:

LU[,*lu1*[,*lu2*[,...*lux*]]]

where:

lu1, lu2, etc. are WCS LU's for MDE use. A maximum of 12 LU entries are permitted. A negative LU number causes the LU to be deleted from the WCSLT. An LU entry prefixed by the letter "E" logically enables that LU and, prefixed by the letter "D" disables that LU. (The WCS board or boards must already be physically enabled.) Valid LU numbers must be in the range 0 through 63.

MDE responds to the LU command by outputting a status table as follows:

LU#	RANGE	STATUS
lu1	xxxxx-yyyyy	z
lu2	xxxxx-yyyyy	z
•		
•		
lux	xxxxx-yyyyy	z

where:

lu1, lu2, etc., are the WCS LU's currently used by MDE;

xxxxx-yyyyy is the range of control memory set for a particular LU;

z is "1" for an enabled LU, "0" for a disabled LU (disabled includes downed LU's), or "P" for a pseudo-disabled (physically-enabled) LU.

The LU command adds LU's to the WCSLT in the order they are entered. If the LU parameters are defaulted, the current WCSLT is displayed. All LU's in the WCSLT are locked by MDE and released when MDE or the calling program is terminated.

10-8. DELETE COMMAND

This command deletes a microinstruction or range of microinstructions from WCS. The deleted microinstructions are replaced by NOP micro-orders (PASS in the ALU field). The command format is:

DElete,*xxxxx*[,*yyyyy*]

where:

xxxxx and yyyyy are the lower and upper control memory addresses of the range of microinstructions to be deleted. If yyyyy=0 (default), only xxxxx is deleted.

10-9. REPLACE COMMAND

This command replaces a microinstruction or range of microinstructions in WCS. The command format is:

REplace,xxxxx[,yyyyy[,O]]

where:

xxxxx and yyyyy are the lower and upper control memory addresses of the range of microinstructions to be replaced. If yyyyy=0 (default), only xxxxx is considered. The optional letter "O" causes the object code as well as the micro-orders of each microinstruction to be displayed as each replace is made.

MDE responds to the REPLACE command as follows:

xxxxx field2 field3 field4 field5 field6 zzz zzzzz \$\$

where:

field2 through *field6* are the micro-orders of the microinstruction at control memory address xxxxx and zzz zzzzzz is the object code of the microinstruction. \$\$ is a prompt for your response.

You may respond to the \$\$ prompt as follows:

nfield2,nfield3,nfield4,nfield5,nfield6 www wwwwww

/ or nn or A

where:

nfield2 through *nfield6* are the desired replacement micro-orders for each field of the new microinstruction. The field micro-orders must be entered in the order shown. If any field is defaulted by ,, or omitted, that field remains the same as in the original microinstruction.

www wwwwww is the new microinstruction (in octal) displayed by MDE if the REPLACE command was used with the optional letter "O". If *www* or *wwwwww* = 0 (default), the old value remains.

leaves the current microinstruction unchanged and moves to the next one. If control memory address *yyyyy* is exceeded, the REPLACE command is terminated.

nn is a positive integer from 1 through 99 and causes the REPLACE command to move its pointer nn locations in control memory, displaying each microinstruction as it increments. If yyyyy is not exceeded, the last microinstruction displayed is the one ready to be replaced. If yyyyy is exceeded, the REPLACE command is terminated.

The letter "A" terminates the REPLACE command; all the remaining microinstructions are unchanged. Each time a microinstruction is replaced the new microinstruction is microassembled and the RE-PLACE command pointer moves to the next microinstruction. If *yyyyy* is exceeded, the REPLACE command is terminated.

10-10. SHOW COMMAND

This command displays a microinstruction or range of microinstructions residing in WCS. The command format is:

```
SHow,xxxxx[,yyyyy[,O]]
```

where:

xxxxx and yyyyy are, respectively, the lower and upper control memory addresses of the range of microinstructions to be displayed. If yyyyy=0 (default), only xxxxx is displayed. The optional letter "O" causes the object code as well as the microinstruction to be displayed.

MDE responds to the SHOW command as follows:

xxxxx field2 field3 field4 field5 field6 zzz zzzzzz . .



yyyyy field2 field3 field4 field5 field 6 zzz zzzzz

where:

field2 through *field6* are the micro-orders of the microinstruction at a particular control memory address and *zzz zzzzzz* is the object code of the microinstruction.

10-11. BREAKPOINT COMMAND

This command sets a breakpoint or breakpoints at a control memory address or addresses. This command may also simply display the current set of breakpoints. The command format is:

BReakpoint[,break1[,break2[,break3]]]

where:

break1, break2, and break3 are the control memory addresses of the breakpoints to be set. If break1=0 (default), the current set of breakpoints is displayed. The maximum number of breakpoints that can be set is three.

MDE

MDE responds to the BREAKPOINT command as follows:

BREAK1 xxxxx BREAK2 xxxxx BREAK3 xxxxx

where:

BREAK1, BREAK2, and BREAK3 designate the breakpoints and xxxxx is the control memory address of a breakpoint.

Before setting a breakpoint, you must locate the desired control memory address by using a LOCATE (LC) command. Also, observe the following rules when using breakpoints:

- When a breakpoint executes, all registers (except the counter) that can be displayed by the SET command (paragraph 10-16) are saved. Note that the IR and the M-register are two of the registers that are not saved.
- A breakpoint cannot be set on a microinstruction that uses any bits in the Instruction Register.
- A breakpoint can be set within a microsubroutine but, if this is done, it cannot be reentered.
- A breakpoint cannot be set at the control memory address of a microinstruction passing data from the T-register within two microinstructions following a READ micro-order.
- A breakpoint can be set on a conditional branch microinstruction but it cannot be reentered.
- A breakpoint may be set on a microinstruction that uses a register which is lost when breaking; however, the register will not be restored if execution continues.
- A breakpoint may be set on a microinstruction that uses any one of a set of Special micro-orders but continued execution will be unpredictable. This set of Special micro-orders is: INCI, IOFF, IOG, IOI, ION, and IOO.
- Breakpoints cannot be set in the CM area occupied by the MDE breakpoint object code.
- If there is no control memory entry point address available for MDE, debug operations using breakpoints cannot be performed.
- If you do not have enough room in control memory for your microprograms and the MDE object code, either you must overlay some of your object code or debug operations using breakpoints are not allowed.
- The counter cannot be saved on the E-Series or F-Series Computer.

10-12. CLEAR COMMAND

This command clears breakpoints previously set by a BREAKPOINT command. The command format is:

CLear[,break1[,break2[,break3]]]

where:

break1, *break2*, and *break3* are the control memory addresses of breakpoints to be cleared. If break1 = 0 (default), then all breakpoints are cleared. The maximum number of breakpoints that can be cleared is three.

10-13. LOCATE COMMAND

This command locates the breakpoint object code in control memory to enable breakpoints to be set. Also, this command moves breakpoint object code from a buffer in memory to control memory. The command format is:

LC,xxxxx,yyyyy

where:

xxxxx is the starting control memory address of the sequence of breakpoint object code. The object code is moved and will occupy up to 114 (162 octal) control memory locations beginning with xxxxx. Location yyyyy is the breakpoint reentry point in control memory. Location yyyyy must be a valid control memory entry point address but must not be used by any microprograms.

As an example of LOCATE command usage, suppose a microprogram occupies CM addresses 34020B to 34153B and the breakpoint object code can be placed into "unused" addresses 34200B to 34362B. Assuming that entry point 34002B is not used by a microprogram, the example LOCATE command would be:

LC,34200B,34002B

Every time the LOCATE command is used all breakpoints are cleared; they can be reset with the BREAKPOINT command for use with the relocated object code. Breakpoint object code can be located across two WCS LU's provided that both LU's are enabled.

10-14. PARAMETERS COMMAND

This command sets up parameters in memory for use with the main memory instruction that calls the microprogram to be executed. These parameters are in addition to those that may be passed via registers. The command format is:

 \mathbf{PR}

MDE

MDE responds as follows:

P+1=contents1 P+2=contents2 P+3=contents3 P+4=contents4 P+5=contents5 P+6=contents6 P+7=contents7 P+8=contents8 P+9=contents9 P+10=contents10 P+x=

where:

P+1,P+2, etc., are the memory locations relative to the instruction that calls the microprogram; contents1, contents2, etc., are the octal contents of each location; x is an integer from 1 through 10; and P+x= is a prompt for you to enter new contents or leave the old contents unchanged.

Each location in the range P+1 through P+10 is displayed one at a time (followed by the prompt P+x=) to allow you to create the desired calling instruction parameters. You can respond to the prompt with the following:

/ or R or xxxxx or DEF.yy or A

where:

The / character leaves the current location unchanged; the letter "R" designates the current location as a valid return address for the microprogram; xxxxx is a decimal number from -32767 through 32767 or an octal number from -77777B through 77777B; DEF.yy creates a DEF to address P+yy; the letter "A" terminates the PARAMETERS command and all remaining locations are left unchanged.

10-15. RUN COMMAND

This command executes a microprogram. If required, program parameters can be preset using the PARAMETERS or SET commands.

CAUTION

It is strongly recommended that your RTE system be in a noncritical or a single-user operating mode before you execute a microprogram. Execution of an unproven microprogram can have unpredictable and undesirable results, including the destruction of the system. The command format is:

$$\begin{array}{c} \text{RUn} \quad \left[,105 yyy \text{B} \right] \\ \left[,101 zzz \text{B} \right] \end{array}$$

where:

105yyyB and 101zzzB are OCT instruction values corresponding to control memory entry point addresses;

yyy and zzz are octal values which you should predetermine by using the information given in section 6.

If you default the optional RUN command parameters, the RUN command will do one of two things depending on the last return from microprogram execution. If the last return was from a breakpoint, the RUN command will resume execution at the most recent breakpoint. If the last return was a normal return, the RUN command will reexecute the last main memory instruction used to link with the microprogram. When a RUN command executes, one of the following messages should be output upon return from microprogram execution:

RETURN P+xx

where:

xx is a decimal number from 1 through 10 and the message indicates a normal return, or

BREAK yyyyy

where:

yyyyy is the address of a breakpoint and the message indicates a return from a breakpoint.

Note that the RUN command cannot enable a disabled WCS LU.

10-16. SET COMMAND

This command sets the saveable registers for the next RUN command. This command also displays the contents of the saveable registers at the last break in the execution or last return from a RUN command. The command format is:

SEt[,*p1*[,*p2*...[*p25*]]]

MDE

where:

p1, p2, etc., are any of the following:

A (A-register)	S1
B (B-register)	S2
X (X-register)	S3
Y (Y-register)	$\mathbf{S4}$
0 (O-register)	S5
E (E-register)	S6
S (S-register)	S7
L (L-register)	S8
P (P-register)	S9
FLAG (CPU Flag)	S10
DSPL (Display Register)	S11
DSPI (Display Indicators)	SP (Stack Pointer)
CNTR (Counter) $Always=0$	

If the SET command is given without any parameters, all register values are shown.

MDE responds to the SET command by displaying any of the requested values as follows:

A = xxxxxx	FLAG = x	S5=xxxxxx
B=xxxxxx	DSPL=xxxxxx	S6=xxxxxx
X = xxxxxx	DSPI=xx	S6=xxxxxxx
Y = xxxxxx	CNTR=0	S7 = xxxxxx
O = x	S1 = xxxxxx	S8=xxxxxxx
$\mathbf{E} = \mathbf{x}$	S2=xxxxxx	S9=xxxxxxx
S = xxxxxx	S3 = xxxxxx	S10=xxxxxx
L = xxxxxxx	S4=xxxxxxx	S11 = xxxxxx
P = xxxxx		SP = xxxxxx

Register n = xxxxxx

Register n=

where:

x, xx, xxx, or xxxxxx are the contents or the condition of a particular register or flag in octal or binary; Register n is the first register in your set of registers and Register n= is a prompt for you to enter a new value in register n or leave the old unchanged.

The prompt is displayed after each requested register. You can respond to the prompt with the following:

/ or xxxxx or A

where:

/ leaves the current register unchanged and moves to the next requested register; xxxxx is an octal number from -77777B to 77777B or a decimal number from -32767 to 32767; and the letter "A" terminates the SET command and all remaining registers are left unchanged. Note that MDE always outputs octal numbers.

All registers except A, B, X, Y, O, E, and DSPL are set to zero for a normal return from microprogram execution. The counter cannot be used with breakpoints. All other registers not saved by MDE cannot be assumed to remain in a given state during debug operations.

NOTE

All numbers output from the MDE are in octal. MDE does not designate this however. If you are entering numbers and you desire octal form, so designate by following the number with B.

10-17. MESSAGES

Table 10-3 lists all MDE error messages.



Table 10-3.	Microdebug	Editor	Error	Messages
-------------	------------	--------	-------	----------

ERROR CODE	MESSAGE/MEANING
MDE000	MDE BREAK. Break set into program ID segment.
MDE001	WCSLT FULL. WCS logical unit table is full. Use the LU command to display current entries in table and to delete unwanted LU's.
MDE002	ILLEGAL PARAMETER. Illegal parameter or subparameter in input.
MDE003	WCSLT LU LOCKED. One or more WCS LU's in the WCSLT are already locked by another program.
MDE004	NO RN AVAILABLE. A resource number to lock WCS LU'S is not available.
MDE005	INPUT ERROR. Illegal command or command syntax incorrect.
MDE006	ILLEGAL LU. LU given to MDE is not driven by driver DVR36.
MDE007	ILLEGAL DEVICE. Attempted I/O operation with a device having equipment type (driver number) of 30 or higher.
MDE008	ERROR # UNDEFINED. The error number specified does not exist.
MDE009	LU # UNDEFINED. The LU number given to MDE to be removed from the WCSLT is not in the WCSLT.
MDE010	CHECKSUM OR REC. FORMAT ERROR. Invalid record format or checksum error.
MDE011	NO LU'S. WCS can't be loaded or dumped because the WCSLT is empty or has no LU's set up for the desired control memory address range.
MDE012	VERIFY ERROR. A write verify error occurred during the last I/O operation to WCS.
MDE013	NO DCPC. The last requested I/O operation did not complete due to a non- responding DCPC channel.

ERROR CODE	MESSAGE/MEANING
MDE014	INVALID ADDRESS. Invalid WCS address specified; or last requested I/O opera- tion did not complete; or attempted to set a breakpoint in MDE microcode or on a reentry address; or attempted to clear non-existent breakpoint; or attempted to set reentry address in MDE microcode; or locate not completed.
MDE015	ADDRESS CONFLICT. The address associated with and assign base address, enable, or write request conflicts with another WCS subchannel. Last requested I/O operation did not complete.
MDE016	DATA OVERRUN. The loading of data into WCS overran the available WCS. Loading is partially complete.
MDE017	LU DISABLED. A WCS LU requested for an I/O operation is psuedo-disabled, disabled, or down.
MDE018	FMP ERROR -XXXXX. An FMP call resulted in the error condition described by the listed error code (-XXXXX). Refer to FMP error codes in the Batch-Spool Monitor manual.
MDE019	I/O ERR EOF EQT XX. An end-of-file occurred on EQT entry number XX.
MDE020	MICRO ERR XX. Microassembler error XX occurred during a REPLACE command.
MDE021	ILLEGAL REGISTER. The register requested by a SET command is not valid for MDE.
MDE022	NO MACRO. The attempted RUN command had no prior main memory instruction call to a microprogram; or attempted setting a breakpoint without MDE breakpoint microcode located; or breakpoint reentry address not a valid control memory entry point address or no WCS LU contains the reentry address.
MDE023	USER MICRO ERR. User microprogram returned incorrectly.
MDE024	BKTBL FULL. Breakpoint table is full. Use CL command to delete some break- points before trying to set new ones.

Table 10-3. Microdebug Editor Error Messages (Continued)

10-18. RESTRICTIONS ON USING THE MICRODEBUG EDITOR

Microprograms provide you with a very privileged mode of computer operation. In an RTE operating system, a microprogram executes beyond the control of the RTE system and, if improperly designed, can destroy the system. This means that it is imperative that you exercise an extra measure of caution before executing a developmental microprogram.

Subroutine MDES locks all WCS LU's that it uses, thereby preventing any I/O operations to WCS from another user in a multi-user RTE environment. This ensures that the object code of your microprogram will remain intact but does not prevent another user's program from executing an instruction that enters your object code.

The LoaD command uses WCS I/O Utility routine WLOAD to load into WCS using the LU array in the WCSLT. Object code from two microprograms having the same control memory addresses cannot be developed simultaneously (i.e., no two microprograms can occupy the same control memory locations at the same time).

10-19. CALLING MDE

As previously mentioned, you can prepare a program for the purpose of calling MDE as a subroutine (MDES) or scheduling MDE as a program (MDEP). Remember that MDEP and MDES are separate software modules.


Figure 10-1 and figure 10-2 show respectively, the Assembly language and FORTRAN calling sequences to schedule MDEP and to call MDES. MDES may also be called via a breakpoint in the microprogram object code; if this is done, some additional rules for using MDES must be observed.

Subroutine MDES is functionally identical to MDEP. The main difference is that an MDES EX command returns to the calling program rather than terminating the program. The software saveable registers are set to their values when MDES is called instead of being set to 0 as in MDEP. Neither MDEP nor MDES will clear breakpoints when exited; you must clear any breakpoints when you finish debugging your object code. Figure 10-3 outlines a recommended sequence of interactive debugging operations between you, MDES, and your MDES calling program.

	Purpose:	To prog	grammatically	schedule the program MDEP.
	Format:		, , EXT EXEC	
		1 1 1 1 1 1 1	JSB EXEC DEF RTN DEF ICODE DEF MDEP DEF P1 DEF P2 DEF P3 DEF P4 EQU *	TRANSFER CONTROL TO RTE RETURN POINT REQUEST CODE NAME OF PROGRAM TO SCHEDULE OPTIONAL PARAMETERS
		MDEP P1 1 P2 1 P3 1	ASC 3,MDEP DEC LU1 DEC LU2	23=SCHEDULE W/WAIT,24=NO WAIT NAME OF PROGRAM OPERATOR CONSOLE LU(DEFAULT=1) WCS LU WCS LU WCS LU
		ICODE= MDE(1) MDE(2) MDE(3)	=2HEP =2H	., I1, I2, I3, I4)
				ical to the Assembly language rameters P1 thru P4.
7115-28		Fig	gure 10-1. Schedu	ling MDE (MDEP)
	Purpose:	To call	the utility	subroutine MDES.
	Format:		JSB MDES DEF RTN DEF P1 DEF P2 DEF P3 DEF P4 DEF P5 EQU *	JUMP SUBROUTINE RETURN POINT OPTIONAL PARAMETERS
		P2 P3 P4 P5	: DEC LU1 DEC LU2 DEC LU3 DEC LU4 BSS 1	OPERATOR CONSOLE(DEFULT=1) WCS LU WCS LU WCS LU ERROR CODE(0=SUCCESSFUL COMPLETION,-1=SUBROUTINE ABORTED)
		CALL MI	DES(I1,I2,I3,	14,15)

I1 thru IS are identical to P1 thru P5 in the Assembly language call.

7115-29



7115-30

Figure 10-3. Interactive Debugging Operations

Section 11 WRITABLE CONTROL STORE (WCS) SUPPORT SOFTWARE

WRITABLE CONTROL STORE (WCS) SUPPORT SOFTWARE 11

Section 8 describes a method used to prepare a microprogram and then store it in a system file. The microprogram source could also have been entered through the system input device. When you prepare a microprogram and enter it into the system, essentially you have just another file of data; even after microassembly, you still have just a file of micro-object code in a disc file. In order to make your microprogram (file) effective (i.e., executable through use of main memory UIG instructions 105xxx octal codes) the microprogram must be placed in control memory. As emphasized previously (in sections 1 and 3), your facility for dynamic control memory (CM) is Writable Control Store (WCS), which is where you want to place your micro-object code.

NOTE

Although you may of course execute microroutines when they reside in any facility of CM (e.g., FAB and UCS as well as WCS), WCS is essential for microprogram development and dynamic microprogramming. (Dynamic microprogramming is defined as the ability to swap microprograms in and out of WCS as desired.) More information on this is in paragraph 11-2.

This section outlines the hardware and software necessary to transfer your microprogram (from the file you created in the RTE system) into WCS then, modify your microprogram as required for proper execution.

11-1. WCS HARDWARE

Before anything can be done about moving microprograms from main memory to control memory you have to have a WCS board or boards installed in the I/O section of the computer and properly configured for CM and the RTE system. Some details on the WCS boards you can use follow but for complete board configuration and installation information refer to the *HP 13197A Writable Control Store Reference Manual*. You should also refer to section 3 to review the steps necessary to prepare for microprogramming with the RTE system.

You may use the HP 13197A WCS board in the computer for dynamic microprogramming. The HP 13197A WCS has a capacity of 1024 microwords (1K) which is four CM modules. No hardware configuring is necessary to use the 13197A WCS. If one WCS board is used, it is advised (in the WCS manual) that it be installed in SC 10 in the computer. The driver takes care of setting appropriate CM addresses on the board from addresses assigned in your microprogram (the driver is described in paragraph 11-2).

For normal use, a maximum of three WCS boards can be connected with the CM cables supplied. Standard maximum WCS configurations (capacities) are 3K of WCS in the Computer for either an RTE II or RTE IV system.

11-2. WCS SOFTWARE

Manipulating microwords between main memory and WCS via the I/O section is the task of the WCS microprogramming support software. Driver DVR36 and the WCS I/O Utility (library) routine WLOAD comprise this software.

DVR36 drives the WCS boards for data transfers (of micro-object code through the I/O section while conforming to constraints for the RTE system I/O. The driver ensures that no two enabled WCS boards have the same CM addresses assigned. Control requests, write requests (writing microroutines to WCS), and read requests (reading microroutines from WCS) are possible using DVR36. WLOAD coordinates between the system and WCS. WLOAD uses DVR36 to perform its operations and move large quantities of micro-object code to WCS. Also, if so configured, DVR36 utilizes DCPC for transfers.

WCS boards must be initialized (i.e., assigned subchannel base addresses) for the transfer of microprogram object code to the boards. WCS initialization is required whenever the RTE system is booted up. Complete information required to write WCS initialization programs is given in the Driver DVR36 manual. (Section 14 contains an example initialization procedure for the 1K WCS (HP 13197A).) The WCS initialization program can be included in the RTE system during system generation or loaded on-line. (Refer to the RTE operating manual for information on system generation and program loading.)

To transfer microprograms between WCS and a main memory buffer or to make control requests to WCS, you call the driver *directly* with an RTE system EXEC call. To load WCS with microprograms from a file or LU, you use WLOAD. The procedures to use for calling the driver or WLOAD in Assembly language or FORTRAN are detailed in the DVR36 and WLOAD manual (reference section 3 for the manual part number, object software part numbers, and procedures for including the software (loading) in the RTE system.) Complete configuring information is also contained in the driver manual where appropriate RTE system manual references are also made. Section 14 in this manual (examples) provides additional details on using FORTRAN to control WCS operations including initializing, locking, unlocking, enabling, and disabling your WCS boards, and executing your microprogram in the system. Note that, with the HP 13197A WCS board, your subchannels should have different LU's assigned at configuration time.

The Microdebug Editor also uses DVR36 and WLOAD to perform microprogram editing and execution tasks with WCS. All the information you need to operate the driver and utility routine with the Microdebug Editor is included in section 10. All the information required to operate with the WCS microprogramming support software directly in the RTE system is included in the driver manual and you will not have to get involved in operating details unless you so desire.

Section 12 USING pROM GENERATION SUPPORT SOFTWARE AND HARDWARE

USING pROM GENERATION SUPPORT SOFTWARE AND HARDWARE 12

This section provides instructions for generating pROM mask tapes by using the pROM Tape Generator program (PTGEN). The mask tapes enable a microprogram to be fused ("burned") into programmable read-only memory (pROM) semiconductor integrated circuits (IC's.). Before generating pROM tapes, the microprogram should be completely debugged and its source should be corrected and microassembled again to provide the object code required by PTGEN. PTGEN can provide a variety of pROM mask formats, including those of a variety of pROM vendors. Note that the program must be in the system prior to use and see section 3 for preparatory information.

12-1. USING THE pROM TAPE GENERATOR

Run program PTGEN by entering the following command:

 ${\it RU, PTGEN, user in, list, object in, ptape in, ptape out}$

The command parameters are defined as follows:

userin is the logical unit (LU) that you will use to respond to PTGEN queries. The default is LU 1.

list is the LU on which all PTGEN queries and error messages are written. The default is LU 1.

objectin is the LU from which the microassembler object code is read. If this is LU 2, the disc file name will be requested. The default is LU 5. Note that the object code must be produced by the microassembler, not by the Microdebug Editor.

ptapein is the LU from which the punched pROM mask tapes are read for verification. This LU must accept the output of the *ptapeout* LU. The default is LU 5.

ptapeout is the LU on which the pROM mask tapes are punched. This should be a paper tape punch to be accepted by most pROM vendors. The default is LU 4.

pROM mask tape generation is divided into three phases: Initialize, Punch, and Verify. A temporary disc file (named ??PTMP) will be created during the Initialize Phase if the *objectin* parameter specifies a logical device other than the disc. This temporary file is purged before PTGEN terminates. Each phase includes a series of queries to which you must respond. In most cases, you can default a response by entering a "null line"; i.e., a blank (space) character. Also, in making responses, you need only enter the first letter of the following words: YES, NO, COMMENTS, REPLACE, OCTAL, DECIMAL, and ALL. PTGEN error messages are described at the end of this section.

Each PTGEN query shown in this section is preceded by a reference number; this number is not part of the actual query.

12-2. INITIALIZE PHASE

During the Initialize Phase, you must set up the desired format of the pROM mask tapes. (Figure 12-1 shows the general format for the mask tapes.) The Initialize Phase queries are listed and described below.

1.0 NUMBER OF WORDS PER PROM?


Respond with the number of words (locations) to be contained in each pROM.

1.1 NUMBER OF BITS PER PROM WORD?

Respond with the number of bits per microinstruction contained in each pROM. This should be a divisor of 24, the number of bits per microinstruction. The acceptable values are 1, 2, 3, 4, 6, 8, 12, and 24.

1.2 UNUSED-LOCATION LEVEL (H/L)?

Respond with H or L to indicate the level used to initialize unused portions of the pROM (due to the use of the ORG and ALGN psuedo-microinstructions). If you respond with a null line, the default is H. If H is specified, all ones are generated; otherwise, the buffer is initialized to zeros.



1.3 PUNCH TAPE ID (Y/N)?

Respond with Y or N to punch or omit the mask tape ID (identification). The format of the punched tape ID is :

aaaaa-aaaaa (bb-bb)

where:

aaaaa-aaaaa represents the low and high control memory address and bb-bb represents the left and right bit number represented in the truth table. Note that "a" is octal and "b" is decimal. The graphic presentation of the tape ID is such that when you look at the punched tape, the hole patterns form recognizable characters.

1.4 DEFAULT VENDOR FORMAT (NAME)?

If desired, respond with the name of a pROM vendor and thereby default to that vendor's format, bypassing much of the Initialize Phase. The vendors recognized by PTGEN are: HP, INTEL, MMI, and SIGNETICS. (Refer to table 12-1 for vendor formats.) If you specify one of these vendors, the dialogue continues at query 3.0; if you enter a null line, the dialogue continues at 2.0.

2.0 NUMBER OF COMMENT LINES?

Enter the number of comment lines. These usually identify the user and the contents of the tape and are punched preceding the truth table.

2.1 PUNCH RUBOUTS (Y/N)?

If you enter Y, a series of rubout characters are punched on the mask tapes before and after the truth table; if N, none.

2.2 PUNCH CHECKSUM (Y/N)?

Enter Y or N to punch or omit a checksum. The checksum is a numeric string of four decimal characters that represents the number of high-level characters in the truth table. If startand end-table characters delimit the table, the checksum is punched immediately after the start-table character.

2.3 START-TABLE, END-TABLE CHARACTERS?

If startand end-table characters are required to delimit the truth table, enter the two characters, separated by a comma (,); enter a null line if the characters are not required.

2.4 START-WORD, END-WORD CHARACTERS?

If startand end-word characters are required to delimit each word in the truth table, enter the two characters, separated by a comma; enter a null line if the characters are not required.

2.5 HIGH-LEVEL, LOW-LEVEL CHARACTERS?

Enter the required high and low-level characters, separated by a comma. If you enter a null line, the default characters are H and L for the high and low levels.

2.6 PROM ADDRESS FORMAT (O/D,1/2)?

If desired, the pROM addresses (not the control memory address) can precede each "line" punched from the truth table. (A "line" refers to a sequence of pROM words, terminated by a carriage return and line feed.) The response consists of two parts, separated by a comma. The first part of the response is either of the letters "O" or "D" and indicates whether the addresses are to be punched in octal or decimal form. The second part of the response indicates whether one or two addresses are to be punched for the pROM words in a line; a "1" provides only the first address; a "2" provides both the first and last addresses. A null response suppresses the punching of any pROM addresses.

ITEM		HP	INTEL	MMI/SIGNETICS		
Number of comment	lines	3	5	9		
Rubouts punched		No	Yes	Yes		
Checksum punched		Yes	No	No		
Start/end-table chara	cters	—		S,E		
Start/end-word chara	cters	_	B,F	B,F		
High/low-level charac	ters	H,L	P,N	H,L		
oROM address forma	at	D,2	0,1	0,1		
Intel MMI (Monolithic Memories, Inc.) Signetics HP	TWX AS device of Accepts This form	BPNF format as defined in Intel's 1976 data catalog.TWX ASCII BHLF format as defined in MMI's 1973 through 1976 pROM device data sheets.Accepts both the Intel and MMI formats given above.This format is recognized by the HP pROM Writer (part no. 12909-16005), which is supported only in DOS and BCS environments.				
Parts that HP has us pROM	ed with PTC	GEN tapes are:				
PART		21MX		21MX E-SERIES		
4K		Signetics 82S115		Signetics 82S141		
1K		MMI 6301		MMI 6301		
1K (Using		Harris		Harris		

Table 12-1. Default Formats by Vendor

The following queries depend on the type of logical unit specified by the *objectin* parameter in the RU,PTGEN command; only one of the queries will be asked.

3.0 OBJECT CODE FILE NAME?

This query is asked if you specified LU 2 as the *objectin* parameter. Respond by entering the name of the disc file in which the microassembler was directed to store the microprogram object code. The file name has the following format:

filename[:security[:crlabel]]

(Refer to the *Batch and Spool Monitor Manual* for details.) The documentation map in the preface shows the part no.

3.1 TEMPORARY FILE NAME?

If you did not specify LU 2 as the *objectin* parameter, PTGEN must store the object code in a temporary disc file during the Punch Phase for use during the Verify Phase. PTGEN automatically attempts to create this file (using ??PTMP as the file name); the query is given only if the attempt fails. You may respond to the query by entering a file name, optionally followed by the word "REPLACE", as follows:

filename[:security[:crlabel]][,REPLACE]

If a name conflict arises and REPLACE is specified, the existing file is purged and a new file is created. If a name or access conflict arises and REPLACE is not specified or the existing file cannot be purged, the query is repeated. You may respond with a null line to default the query. In that case, you will have to re-input the source for the Verify Phase.

12-3. PUNCH PHASE

After the Initialize Phase, the pROM mask tapes are punched. One mask tape is punched for each pROM I.C. containing w locations of b bits each, as specified during the Initialize Phase. The number of mask tapes punched for w locations of object code equals 24/b. The truth table for the most significant bits is punched first. A complete truth table is always punched, using the unused-location character to represent unused portions of the pROM.

The pROM mask tapes are punched according to the specifications you give to PTGEN during the Initialize Phase. Carriage-return and line-feed sequences are appropriately punched in the truth table to aid visual verification of mask tapes when listing them off-line. Before punching each mask tape, PTGEN asks if you want to modify any comment lines; if you do not, it uses the comments from the previous mask tape.

The queries asked during the Punch Phase are listed and described in the following paragraphs.

4.0 NEXT PUNCH ADDRESS, BIT-NUMBER?

Respond by entering a null line to skip or terminate the Punch Phase and go to the Verify Phase. Other acceptable responses are:

```
aaaaa,bb
aaaaa,ALL
ALL
```

ALL or *aaaaa*, ALL means that all object code or all bit fields within the specified address range is to be punched. The *aaaaa,bb* means that object code for a specific pROM is to be punched. The "a" is an octal address and the "b" is a decimal (or octal, if followed by B) bit number in the range to be punched. These are normalized to the lowest address and the left-most bit number in the truth table. For example, if the address specified for a 4x256 pROM is 2100,20 the truth table punched will include the addresses 2000 through 2377 and bits 23 through 20.

4.1 REPLACE COMMENTS FOR TAPE aaaaa,bb?

The *aaaaa,bb* is similar to the specification described for 4.0, above. Respond with Y to modify comments; with N to leave the comment lines unchanged from the previous mask tape. Comments are initialized to one blank character each.

4.2 COMMENT LINE n:

Respond with a null line to leave the comment unchanged from the previous mask tape. Otherwise, enter the new comment line. Comment lines may be up to 72 characters long. This query is repeated for each comment line, where n is the comment line number.

After the pROM tapes are punched, query 4.0 is repeated (see above).

12-4. VERIFY PHASE

After all of the pROM mask tapes have been punched, they may be verified by reading them via the *ptapein* device. When loading a punched pROM tape, it must be positioned in the reader so that the graphic ID (if there is one) will not be read. Also, the tape must be positioned before any comment lines, regardless of whether or not you intend to verify comments. The queries and messages of the Verify Phase are listed and described in the following paragraphs.

5.0 NEXT VERIFY ADDRESS, BIT-NUMBER?

Respond with a null line to terminate the Verify Phase. Other acceptable responses are:

aaaaa,bb aaaaa,ALL[,COMMENTS] ALL[,COMMENTS]

ALL or *aaaaa*,ALL means that all object code or all bit fields within the specified address range is to be verified. Also, if either of these two responses is given, then the mask tapes must be loaded in the same order in which they were punched. The *aaaaa,bb* means that object code for a specific pROM is to be verified. The "a" is an octal address and the "b" is a decimal (or octal, if followed by B) bit number in the range to be verified. These are normalized to the lowest address and the left-most bit number in the truth table. (Refer to 4.0 in the Punch Phase.) If COMMENTS is specified, the comment lines are verified.

5.1 RELOAD OBJECT TAPE AND *GO

This message is omitted if the object code can be read from a disc file. If this message is issued, PTGEN suspends itself to allow you to load the object code tape in the *objectin* device. After you load the object tape, enter the RTE GO command to resume the verification operation. Note that if the object tape is incorrectly positioned in the tape reader, PTGEN is aborted after the GO command is given.

5.2 LOAD PROM TAPE aaaaa,bb AND *GO

After this message is issued, PTGEN suspends itself to allow you to load a pROM mask tape in the *ptapein* device. Load the mask tape and enter the GO command. If the verify operation is successful and comments are not to be verified, the next pROM tape is verified or PTGEN resumes at query 5.0.

If a verify error is detected, the error is reported and the pROM mask tape is repunched. You may change the comment lines on the new pROM tape to distinguish it from the erroneous mask tape.

If comments are to be verified (COMMENTS specified when specifying address range), the dialogue continues with the following:

5.3 COMMENTS FOR TAPE *aaaaa,bb* This line is followed by a display of all of the comment lines.

5.4 ERRORS IN COMMENTS (Y/N)?

Respond with N or a null line if the comments are valid. The Y response is treated as a verify error.

5.5 REPLACE COMMENTS FOR TAPE aaaaa,bb?

Respond with Y to modify comments; respond with N or a null line to leave comments unchanged.

5.6 COMMENT LINE n:

Respond with a null line to leave the comment unchanged or enter a new comment line. The comment line may include up to 72 characters. This query is repeated for each comment line; n is the comment line number.

After the new mask tape has been punched, PTGEN resumes at query 5.0 (or 5.1 if you are verifying all of the mask tapes). If ALL or aaaaa, ALL was specified, repunched mask tapes should not be verified until after all of the tapes in the original range have been processed.

12-5. pROM TAPE GENERATOR ERROR MESSAGES

The error messages that might be issued by the pROM tape generator (PTGEN) are as follows:

1 INVALID FILE SPECIFICATION OR EXTRA INPUT.

The file designation was not in the proper format or REPLACE was misspelled.

2 INVALID VENDOR NAME.

The vendor name was misspelled or is not among those recognized by PTGEN. In the latter case, enter a null line and proceed to specify the details of the pROM tape format.

3 NO OBJECT CODE.

An END record was encountered as the first record, or a null line was entered in response to query 3.0

4 INVALID RESPONSE OR EXTRA INPUT.

The response was not in the proper format or was not a proper response (e.g., not Y or N).

5 INVALID NUMBER OR EXTRA INPUT.

The response was an improperly formed number or not in the required range.

6 I/O ERROR READING OBJECT CODE. Self explanatory.

7 CANNOT CREATE TEMPORARY FILE. This message is followed by a File Manager error code.

8 CANNOT PURGE TEMPORARY FILE. This message is followed by a File Manager error code.

9 CANNOT OPEN OBJECT CODE FILE. This message is followed by a File Manager error code.

10 INVALID OBJECT CODE RECORD.

This could be due to a checksum error, or the record might not have been created by the microassembler.

11 INVALID ADDRESS SPECIFICATION OF EXTRA INPUT. The response was not in the proper format or COMMENTS was misspelled.

12 ADDRESS NOT FOUND IN OBJECT CODE.

The pROM address range specified is not included in the object code. This might be due to typing the wrong address.

13 I/O ERROR READING RESPONSE.

A transmission error occurred on the input device; PTGEN aborts.

14 INSUFFICIENT MEMORY.

There is insufficient memory for the pROM or comment buffer. In the case of the comment buffer, if some space can be allocated it is indicated by the following message:

nnnn LINES AVAILABLE

15 VERIFY ERROR - pROM TAPE REPUNCHED.

An error occurred in verifying the punched pROM mask tape. This might be due to an affirmative response to query 5.4, an I/O error, or a compare error. In these cases, the error message is followed by one of the following messages, respectively:

TAPE aaaaa,bb TAPE aaaaa,bb LINE nnnn TAPE aaaaa,bb LINE nnnn COLUMN cc

If nnnn equals the number of comment lines, an I/O error occurred while reading one of the comments.

12-6. pROM HARDWARE

When the mask tapes have been generated and pROM's fused you may mount them on one of the boards available for installation in the computer. The HP 13304A Firmware Accessory Board can hold 3.5K microwords of control memory. Details on mounting pROM's, configuring, and installing this accessory are contained in the HP 13304A Firmware Accessory Board Installation and Service Manual. The FAB board is installed in the computer under the CPU board. The 2K microword capacity HP 13047A User Control Store board may have pROM's mounted and be installed in the I/O section of the computer. Details for pROM mounting and installation are contained in the HP 13047A User Control Store Kit Installation and Service Manual, part no. 13047-90001.

Section 13 USING SPECIAL FACILITIES OF THE COMPUTER

USING SPECIAL FACILITIES OF THE COMPUTER 13

There are two functions of the HP 1000 E-Series and F-Series Computers that can be considered as special facilities. These include the block I/O data transfer feature and the Microprogrammable Processor Port (MPP), also available for data transfers. Either of these facilities is controlled by a microprogram written by you, stored in control memory, and called into execution with a UIG instruction in the manner described in preceding sections of this manual. In F-Series Computers the MPP is used to interface the Hardware Floating Point processor (FPP) with the CPU. Therefore, the MPP is not available for user designed hardware on F-Series Computers.

The block I/O facility is, in essence, a microprogramming technique for executing high-speed data transfers through the I/O section. It is made possible because of special signal lines on the I/O backplane. Although the I/O section is used, the process is not a standard I/O transfer operation. Paragraph 13-1 explains the block I/O data transfer facility.

The MPP may be used for interfacing special external hardware to the HP 21MX E-Series Computer (e.g., computer-to-computer linking) under direct microprogram control. Very high data-transfer rates are possible using the MPP which is, in essence, another microprogramming technique that controls special signal lines. These signal lines are on a specifically designated connector which is not part of the I/O section. Paragraph 13-5 explains the MPP facility.

The information on block I/O and the MPP in this section relates specifically to the microprogramming techniques involved in controlling these facilities. Example microprograms are provided simply to illustrate the techniques involved. Your actual application design should be based on these examples and the information contained in the other applicable sections of this manual. WCS and its microprogramming support software can be used to control microprogram placement in control memory in the same manner as any other microprogram (refer to section 11). A summary of typical transfer rates obtainable appears under paragraph 13-8.

Either of these special facilities will require special interfacing hardware that will be controlled by the applicable microprogram. Information that you will need for the hardware design is contained in the $HP\ 21MX\ M$ -Series and E-Series Computers I/O Interfacing Guide, part no. 02109-90006. The I/O Interfacing Guide also contains details you will need on the specific signals (pin numbers, etc.,) controlled by the micro-orders shown in the microprograms in this section.

Special

13-1. BLOCK I/O DATA TRANSFERS

Block I/O data transfers into or out of main memory through the I/O section are performed by using the IOI and IOO S-bus and Store field micro-orders in microprograms *without* the IOG Special field micro-order in any of the four previous microinstructions. When used in the manner shown in the example microprograms (paragraphs 13-2 through 13-4), these two micro-orders cause backplane signals BIOI and BIOO, respectively, to be generated which may be utilized by specially designed hardware for non-standard I/O data transfers. A strobe signal (BIOS) is generated at interval P4 (35 nanoseconds) to be used by the hardware/microprogram combination to obtain the high data-transfer rates. If IOG is used in the microprogram to synchronize the Control Processor and I/O section to T2 for "standard" I/O operations, the above-mentioned signals are not generated. Table 4-1 explains the normal use of the IOG, IOI, and IOO micro-orders and the other micro-orders shown in the following example microprograms. (Specifically, IRCM and SKPF are applicable.)

Transfers for block I/O are made on a full 16-bit word basis with up to 32K words being transferred (depending upon available memory). The main memory calling sequence for each of the example microprograms is shown in the microprogram comments. The direction of transfer (in or out) is designated by whether the IOI (S-bus field, "input") or IOO (Store field, "output") micro-order is used and this depends upon the microprogram called. Input microprograms are described in paragraphs 13-2 and 13-3. An output microprogram is described in paragraph 13-4. When using these microprograms, as well as any microprogram, it is the programmer's responsibility to be aware of the total system and times taken for bursts, word counts, etc. Interrupts should not be held off for so long that data is lost.

The I/O Interfacing Guide provides some suggestions on variations of the transfer techniques shown and guidelines on hardware data buffering. Also see the I/O Interfacing Guide for a comparison of block I/O and DCPC transfer techniques.

13-2. BLOCK I/O BYTE PACKING BURST INPUT MICROPROGRAM

Operation of the block I/O microprogram shown in EXAMPLE 1 is explained by the comments included in the listing. The microprogram performs its own STC, as shown in lines BURSTIN through REALSC, for several reasons. (Lines, as mentioned here, refer to labels in the microprogram examples that follow.) First, having the RTE operating system execute a STC at the Assembler level incurs

considerable operating system overhead. Second, having the user program execute a STC at the Assembler level requires turning off Memory Protect. If the microprogram detects a DMS or Memory Protect violation, it is very complex and time-consuming to correctly indicate these conditions to the operating system.

The data transfer takes place with the interrupt system on the Memory Protect enabled, so that DMS and Memory Protect interrupts, as well as any other emergency interrupts, are detectable.

FAKESC and REALSC work together to allow execution of a STC with Memory Protect enabled. Refer to the coding techniques discussion in section 7 (performing microprogrammed I/O with Memory Protect and interrupts on), for a complete explanation.

The IOFF micro-order in line SETPM prevents the HOI conditional tests in lines WAIT1 and WAIT2 from detecting I/O interrupts. I/O interrupts so held off remain pending (i.e., are not lost) and may be serviced at the termination of the microprogram. To operate correctly as block I/O micro-orders, the SKPF RJS tests following lines SKPF1 and SKPF2; and, the IOI's in lines BURST1 and BURST2, require that an IOG *not* be executed in any of the three preceeding microinstructions. However, this does require a hardware modification (see the *I/O Interfacing Guide*.)

EXAMPLE 1: BLOCK I/O BYTE PACKING BURST INPUT MICROPROGRAM

MICMXE,L		SPECIFIES 1000 E-SERIES OR F-SERIES.
\$CODE=BI001		SAVE MICRO-OBJECT ON DISC.
DRG	34000B	105600 MAPS TO 34000
*		
 BLOCK I/O BYTE PACKING BURST INPUT MI 	CRUPRUGRAM	1
*		
* THIS MICROPROGRAM:		
* 1. INPUTS DATA IN A "BURST" MANNER.		
* 2. PACKS THE INPUT DATA AND STORES IT		
 3. IS INTERRUPTIBLE BY EMERGENCY INTE POWER FAIL AND I/O INTERRUPTS WILL 		E., PARITYERROR, DMS, MEMORYPROTECT); RVICED DURING THE BURST DATA TRANSFER.
 4. ASSUMES THAT THE I/O CARD PASSING 	DATA TO THE	E CPU INDICATES PRESENCE OF A SINGLE
 BYTE BY SETTING THE I/O CARD'S 	FLAG AND T	HAT IN THE EVENT OF AN EMERGENCY
 INTERRUPT INCOMING DATA IS NOT 	LOST.	
* 5. REQUIRES THE FOLLOWING CALLING SE	EQUENCE;	
* LDA COUNT A = NEGATIVE BYTE COUL	NT	
* LDB BUFAD B = BUFFER ADDRESS		
* LDX SC X = SELECT CODE		
* CLE INITIAL ENTRY TO MICR	ROCODE	
 DCT 105600 MICROPROGRAM OP CODE 	,	
* 6. HAS A MAXIMUM TRANSFER RATE OF ABO	JUT 500 KB/9	S (KILOBYTES/SECOND) IN A NON-DCPC
* ENVIRONMENT. IN A TYPICAL DCPC EN	VIRONMENT,	BURST RATES UP TO 250 KB/S ARE
* ATTAINABLE.		
*		
JMP E	BURSTIN S	SAVE ENTRY PDINTS
ALGN		
BURSTIN JMP CNDX E C	DDDBYTE F	RETURN FROM INTERRUPT
•		AFTER ODD NUMBER BYTES
JSB	STCNTRL E	EXECUTE STC,C
•		

EXAMPLE 1: BLOCK I/O BYTE PACKING BURST INPUT MICROPROGRAM (Continued)

					_	
CC TOM		1055	DEC	53	P	SAVE P.
SETPM +		IOFF	INC	PNM	в	M = BUFFER ADDRESS,
•						P = NEXT BUFFER ADDRESS,
₩AIT1	IMD.	OUDY			• • • • •	HOLD OFF I/O INTERRUPTS.
SKPF1	JMP	CNDX	HOI	PASS	INT1	EMERGENCY INTERRUPTS?
	JMP	CNDX	SKPF	RJS	WAIT1	ND, WAIT FOR DATA READY.
•						
BURST1		L4		54	101	S4(11-4) = BYTE 1.
		L4		S4	S4	S4(15-8) = BYTE 1.
			INC	Α	A	UPDATE BYTE COUNT
END1	JMP	CNDX	ALZ		WRTE1	COUNT = 0? YES, WRTE BYTE.
*						
WAIT2	JMP	CNDX	HOI		INT2	EMERGENCY INTERRUPTS?
SKPF2			PASS			ALLOW STATUS UPDATE
_	JMP	CNDX	SKPF	RJS	WAIT2	NO, WAIT FOR DATA READY.
BURST2				L	101	L(7-0) = BYTE 2.
WRTE12	UDTE	MDOK	IOR	54 TAR	54	S4(15-8, 7-0) = BYTES 1,2.
WRIEIZ	WRTE	MPCK	TNO.	TAB	S4	WRTE PACKED DATA, DO MPCK.
			INC	PNM	P	UPDATE BUFFER ADDRESS.
END2	JMP	CNDX	INC	A		UPDATE BYTE COUNT.
ENDZ	JMP	CHDX	ALZ	RJS		COUNT = 0? NO, CONTINUE.
•	JHF				DONE	YES, EXIT.
- WRTE1	WRTE	мрск		ТАВ	S4	
ARTET	AKIE	HE CK	INC	P	P	WRTE BYTE 1, DO MPCK. UPDATE BUFFER ADDRESS.
•			Inc	F	F	OFDATE BOFFER ADDRESS.
DONE		ION		в	Р	B = LAST BUFFER ADR. + 1.
Dane					F	D = LHOI DUFFER HDR. + I.
	PFAD		INC			
•	READ	RTN	INC	PNM	53	FIX P, START FETCH FOR
				PNM	53	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN
+ ODDBYTE	READ		INC	PNM Pnm	53 B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD
		RTN		PNM Pnm Ircm	S3 B 101B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE
	READ IMM		INC	PNM Pnm	S3 B 101B TAB	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION
	READ IMM JSB	RTN	INC	PNM Pnm Ircm	S3 B 101B TAB STCNTRL	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C
	READ IMM	RTN	INC	PNM Pnm Ircm	S3 B 101B TAB	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION
ODDBYTE	READ IMM JSB JMP	RTN	INC Low	PNM Pnm IRCM S4	S3 B 101B TAB STCNTRL WAIT2	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE
	READ IMM JSB JMP IMM	RTN	INC	PNM Pnm Ircm	S3 B 101B TAB STCNTRL WAIT2 105B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C
ODDBYTE • INT1	READ IMM JSB JMP IMM JMP	RTN	INC LOW	PNM PNM IRCM S4 IRCM	S3 B 101B TAB STCNTRL WAIT2 105B INTRPT	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG
ODDBYTE	READ IMM JSB JMP IMM	RTN	INC Low	PNM Pnm IRCM S4	S3 B 101B TAB STCNTRL WAIT2 105B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE
ODDBYTE • INT1 INT2 INTRPT •	READ IMM JSB JMP IMM JMP	RTN	INC LOW LOW	PNM PNM IRCM S4 IRCM IRCM	S3 B 101B TAB STCNTRL WAIT2 105B INTRPT 305B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG SET EXTEND REG EXECUTE CLE OR CCE AND SAVE
ODDBYTE • INT1 INT2 INTRPT	READ IMM JSB JMP IMM JMP	RTN ASG ASG	INC LOW LOW DEC	PNM IRCM S4 IRCM IRCM B	S3 B 101B TAB STCNTRL WAIT2 105B INTRPT 305B B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG SET EXTEND REG EXECUTE CLE OR CCE AND SAVE BUFFER ADDRESS
ODDBYTE • INT1 INT2 INTRPT •	READ IMM JSB JMP IMM IMM IMM	RTN	INC LOW LOW	PNM PNM IRCM S4 IRCM IRCM	S3 B 101B TAB STCNTRL WAIT2 105B INTRPT 305B B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG SET EXTEND REG EXECUTE CLE OR CCE AND SAVE BUFFER ADDRESS FIX P, EXIT TO
ODDBYTE • INT1 INT2 INTRPT •	READ IMM JSB JMP IMM JMP	RTN ASG ASG	INC LOW LOW DEC	PNM IRCM S4 IRCM IRCM B	S3 B 101B TAB STCNTRL WAIT2 105B INTRPT 305B B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG SET EXTEND REG EXECUTE CLE OR CCE AND SAVE BUFFER ADDRESS
ODDBYTE INT1 INT2 INTRPT * *	READ IMM JSB JMP IMM IMM	RTN ASG ASG I DN	INC LOW LOW DEC PASS	PNM IRCM S4 IRCM IRCM B	S3 B 101B TAB STCNTRL WAIT2 105B INTRPT 305B B S3 6B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG SET EXTEND REG EXECUTE CLE OR CCE AND SAVE BUFFER ADDRESS FIX P, EXIT TO TO HORI ROUTINE
ODDBYTE • INT1 INT2 INTRPT •	READ IMM JSB JMP IMM IMM JMP IMM	RTN ASG ASG	INC LOW LOW DEC PASS CMLO	PNM IRCM S4 IRCM IRCM B P	S3 B 101B TAB STCNTRL WAIT2 105B INTRPT 305B B S3 6B 303B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG SET EXTEND REG EXECUTE CLE OR CCE AND SAVE BUFFER ADDRESS FIX P, EXIT TO TO HORI ROUTINE L=STC 0,C
ODDBYTE INT1 INT2 INTRPT * *	READ IMM JSB JMP IMM IMM	RTN ASG ASG I DN	INC LOW LOW DEC PASS CMLO CMLO	PNM IRCM S4 IRCM IRCM B P L S4	53 B 101B TAB STCNTRL WAIT2 105B INTRPT 305B B S3 6B 303B 376B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG EXECUTE CLE OR CCE AND SAVE BUFFER ADDRESS FIX P, EXIT TO TO HORI ROUTINE L=STC 0,C S4=1
ODDBYTE INT1 INT2 INTRPT * * STCNTRL	READ IMM JSB JMP IMM IMM JMP IMM	RTN ASG ASG I DN	INC LOW LOW DEC PASS CMLO CMLO IOR	PNM IRCM S4 IRCM IRCM B P L S4 S4	53 B 101B TAB STCNTRL WAIT2 105B INTRPT 305B B S3 6B 303B 376B 54	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG SET EXTEND REG EXECUTE CLE OR CCE AND SAVE BUFFER ADDRESS FIX P, EXIT TO TO HORI ROUTINE L=STC 0,C S4=1 S4=STC 1,C
ODDBYTE INT1 INT2 INTRPT * *	READ IMM JSB JMP IMM IMM JMP IMM	RTN ASG ASG I DN	INC LOW LOW DEC PASS CMLO CMLO IOR PASS IOR	PNM IRCM S4 IRCM IRCM B P L S4	53 B 101B TAB STCNTRL WAIT2 105B INTRPT 305B B S3 6B 303B 376B	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG EXECUTE CLE OR CCE AND SAVE BUFFER ADDRESS FIX P, EXIT TO TO HORI ROUTINE L=STC 0,C S4=1
ODDBYTE INT1 INT2 INTRPT * * STCNTRL	READ IMM JSB JMP IMM IMM JMP IMM	RTN ASG ASG ION L4	INC LOW LOW DEC PASS CMLO CMLO IOR PASS	PNM IRCM S4 IRCM IRCM B P L S4 S4 S4 IRCM	53 B 101B TAB STCNTRL WAIT2 105B INTRPT 305B B S3 6B 303B 376B 54 54	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG SET EXTEND REG EXECUTE CLE OR CCE AND SAVE BUFFER ADDRESS FIX P, EXIT TO TO HORI ROUTINE L=STC 0,C S4=1 S4=STC 1,C IRCM=STC 1,C
ODDBYTE INT1 INT2 INTRPT • • STCNTRL FAKESC	READ IMM JSB JMP IMM IMM JMP IMM	RTN ASG ASG I DN	INC LOW LOW DEC PASS CMLO CMLO IOR PASS IOR	PNM IRCM S4 IRCM IRCM B P L S4 S4 S4 IRCM S4	53 B 101B TAB STCNTRL WAIT2 105B INTRPT 305B B 53 6B 303B 376B 54 54 54 X	FIX P, START FETCH FOR NEXT INSTRUCTION IN MAIN GET PARTIALLY PACKED WORD FORM AND EXECUTE CLE INSTRUCTION EXECUTE STC,C GET SECOND BYTE CLEAR EXTEND REG SET EXTEND REG EXECUTE CLE OR CCE AND SAVE BUFFER ADDRESS FIX P, EXIT TO TO HORI ROUTINE L=STC 0,C S4=1 S4=STC 1,C IRCM=STC 1,C S4=STC SC,C

13-3. BLOCK I/O ADDRESS/DATA BURST INPUT MICROPROGRAM

Operation of a block I/O microprogram to input an address and data is shown in EXAMPLE 2. Explanation of the microprogram is provided in the comments included in the listing. As explained for the previous microprogram, the microprogram performs its own STC, as shown in lines BURSTIN through REALSC, for the reasons explained in paragraph 13-2. Lines FAKESC and REALSC work together to allow execution of a STC with Memory Protect enabled. Refer to the coding techniques discussion in section 7 (performing microprogrammed I/O with Memory Protect and interrupts on) for a complete explanation.

EXAMPLE 2: BLOCK I/O ADDRESS/DATA BURST INPUT MICROPROGRAM

MICMXE,L \$CODE=BI00	2 DRG			:	34000B	SPECIFY 21MX E-SERIES. SAVE MICRO-OBJECT ON DISC. 105600 MAPS TO 34000B
• BLOCK I/C	DADDRESS	S/DATA B	URST INF	UT MICRI	DPROGRAM	
 ADDRE 2. IS INT POWER 3. ASSUM PRESE AND T 4. REQUI LDA C LDB S CLE OCT 1 5. HAS A ADDRE 	S, IN A " SS IN MAN ERRUPTIB FAIL AND IES THAT I NCE OF A HAT DATA RES THE F OUNT C 05600 MI MAXIMUM	BURST" M IN MEMOR ILE BY EME I/O INTE FHE I/O (SINGLE A A IS NOT FOLLOWIN A = POS B = SEL INITIA (CROPROG TRANSFE DATA) IN	Y RGENCY I RRUPTS ARD PAS DDRESS LOST I IG CALLI ITIVE W ECT COD L ENTRY RAM DP C R RATE O I A NON-I	NTERRUP WILL NOT SING AN OR DATA NG SEQUE ORD COUN E TO MIC CODE. F ABOUT S OCPC ENV	TS(I.E., PAF BE SERVICED ADDRESS OR I ITEM BY SET VENT OF AN NCE; IT ROCODE 500 KP/S(K)	BY THE DATA TO BE WRITTEN INTO THAT RITYERROR, DMS, MEMORY PROTECT); DURING THE BURST TRANSFER. DATA TO THE CPU WILL INDICATE TING THE I/D CARD'S FLAG EMERGENCY INTERRUPT. ILD-PAIRS/SECOND, DNE PAIR = 1 N A TYPICAL DCPC ENVIRONMENT RATES
• 0P10 •	JMP	AREATT	AINABLE	•	BRSTIN	SAVE ENTRY POINTS.
BRSTIN	ALGN		DEC	53	Р	STORE P
STCNTRL	i mm I mm	L4	CMLO CMLO IOR	L S4 S4	303B 376B 54	L=STC 0,C S4=1 S4=STC 1,C
FAKESC			PASS	IRCM 54	54 B	IRCM=STC 1,C S4=STC SC,C
REALSC		IDG	PASS	CNTR	54	IRCM=STC SC,C
BRSTADR	JMP JMP	CNDX CNDX	E HOI PASS		BRSTDTA INTADR	EMERGENCY INTERRUPTS? INTERFACE FLAG SET?
	JMP	CNDX	SKPF	RJS M	BRSTADR IOI	ND, GO TO BRSTADR M = BUFFER ADDRESS.
• BRSTDTA	JMP	CNDX	HO I PASS		INTDTA	EMERGENCY INTERRUPTS? INTERFACE FLAG SET?
	JMP	CNDX	SKPF	RJS S4	BRSTDTA IOI	ND, GD TD BRSTDTA S4 = DATA
BRSTEND	WRTE	MPCK		TAB	54	WRITE DATA INTO MEMORY.
DONE	JMP	CNDX	DEC	A RJS	A BRSTADR	UPDATE PAIR COUNT. COUNT = 0? NO, CONTINUE.
INTADR	READ IMM JMP	RTN	INC LOW	PNM I RCM	S3 101B INTRPT	=0, FIX P, START FETCH. CLEAR EXTEND REGISTER
INTDTA INTRPT	I MM JMP END	ASG	LOW PASS	IRCM P	301B 53 6	SET EXTEND REGISTER EXECUTE CLE OR CCE AND FIX P EXIT TO HALT OR INTERRUPT MICROROUTINE

Special

13-4. BLOCK I/O WORD BURST OUTPUT MICROPROGRAM

Operation of the block I/O microprogram shown in EXAMPLE 3 is explained by the comments included in the listing. Similar considerations for interrupts and IOG as explained for EXAMPLES 1 and 2 also apply for this microprogram.

EXAMPLE 3: BLOCK I/O WORD BURST OUTPUT MICROPROGRAM

MICMXE,L \$CODE=BI003	ORG				34000B	SPECIFIES E-SERIES OR F-SERIES SAVE MICRO-OBJECT ON DISC. 105600 MAPS TO 34000.
 POWERI 3. ASSUME CONTAI 4. REQUIR LDA CO LDB BU LDX SC OCT 10 5. HAS A M 	DPROGRAI S DATA I ERRUPTII FAIL AND S THAT T NS A DAT ES THE F UNT FAD 5600 MI	M: N A "BUF BLE BY EM D I/O INT HE I/O (TA BUFFE OLLOWIN A = POS B = BUF X = SEL CROPROC TRANSFE	RST" MAN RERGENC TERRUPT CARD REC R LARGE IG CALLI STTIVE M FER ADI ECT COI BRAM OP R RATE (NNER. Y INTERE S WILL N CEIVING ENOUGH ING SEQU NORD COU DRESS DE CODE. DF ABOUT	NOT BE SERVICE DATA FROM THI TO HOLD THE E JENCE; JNT T 1000 KW/S (K	ARITY ERROR, DMS, MEMORY PROTECT); ED DURING THE BURST DATA TRANSFER. E CPU IS READY TO RECEIVE DATA AND NTIRE BURST. SILO-WORDS/SECOND) IN A NON-DCPC ES UP TO 400 KW/S ARE ATTAINABLE.
*	JMP				BURSTOUT	SAVE ENTRY POINTS.
BURSTOUT SETIR *	ALGN READ	IOFF	DEC INC	S3 PNM IRCM	P B X	SAVE NEXT INSTRUCTION ADDRESS READ DATA, INITIALIZE P,M IR(5-0) = SC, IDFF HOLDS OFF I/O INTERRUPTS.
BURST1	JMP	CNDX	INC HDI	I OO PNM	TAB P INTRPT	BURST DATA OUT OF MEMORY. UPDATE P,M EMERGENCY INTERRUPTS?
END1	READ JMP	CNDX	DEC ALZ	A Rjs	A BURST1	READ NEXT DATA, UPDATE COUNT. COUNT = 0? ND, CONTINUE.
* Done *	READ	I ON RTN	INC	B PNM	P S3	B = LAST BUFFER ADDRESS + 1 START FETCH FOR NEXT INSTRUCTION IN MAIN MEMORY.
INTRPT	JMP END	ION	DEC	B P	P S3 6	B = NEXT BUFFER ADDRESS FIX P, EXIT TO HALT-DR- INTERRUPT MICROROUTINE

13-5. MICROPROGRAMMABLE PROCESSOR PORT

The Microprogrammable Processor Port (MPP) permits external hardware to be directly connected to the E-Series Computer and interfaced under direct microprogrammed control. Applications possible with the MPP include computer-to-computer communications, adaptation of specialized performance accelerating hardware, a fast or special I/O channel (similar in function to the DCPC), etc. The MPP special facility is comprised of a hardware/microprogram combination. The hardware interface is summarized below. A microprogram which may be used as a basis for your MPP design is discussed in paragraph 13-8. Note that the MPP facility has nothing to do with the I/O section. The Microprogrammable Processor Port is used in the F-Series Computer to interconnect the Hardware Floating Point Processor to the CPU, to enable directly microprogrammed arithmetic floating point operations and chained calculations.

13-6. HARDWARE INTERFACE

As illustrated in figure 2-1 and in appendix H, the MPP physical interface consists of a connector on the computer. This connector is located behind the Operator Panel (Refer to the *I/O Interfacing Guide* for the location and designation.) The MPP signal lines are present at this connector and these signals are ultimately under microprogram control. Table 13-1 summarizes some of the MPP physical interface. The use of every one of these signals is ultimately to be determined by the designer. Where use is mentioned in the table it is only a suggestion. Micro-orders mentioned are defined in table 4-1 in this manual. The actual design and use of the MPP must be determined by you (the user) and all information in this section should be interpreted as guidelines for design. Details on signal levels, connector pin number assignments, and other interface hardware design information for MPP use will be found in the *HP 21MX M-Series and E-Series Computers I/O Interfacing Guide*, part no. 02109-90006. The port is available for user designed hardware in the E-Series only. The F-Series Computer Hardware Floating Point Processor occupies the port.

	Table 13-1. MPP Signal Summary
SIGNALS	DESCRIPTION
MPPIO 0 thru 15	Two-way MPPIO signal lines that provide the main data link for the MPP to the computer (CPU) S-bus. Under control of micro-orders affecting the S-bus.
PP5	Output timing line can be used to synchronize with the computer for data transfers.
PLRO	Output L-register signal line under control of L-register micro-orders. L-register bit 0 is used for an address line to enable the device connected to the MPP.
STOV	Input signal line. State can be tested by the word type III Conditional field OVFL micro-order. Possible use to designate overflow from a set Overflow register.
PIRST	Output signal line. Can be used to sense the IR (IRCM micro-order in Store field).
PP1SP	Output signal line activated by a MPP1 micro-order in the word type I Special field. Could be used to designate "first operand to follow."
PP2SP	Output signal line activated by a MPP2 micro-order in the word type I Special field. Could be used to designate "second operand to follow."
MPBST	Output signal line activated by a MPPB micro-order in the word type I Store field. Could be used to generate a store (e.g., repeated four times to store in a 64-bit group of data, where data is being output on the S-bus).
MPBEN	Output signal line activated by a MPPB micro-order in the word type I S-bus field could be used to gate data into the computer on the S-bus (e.g., receive back computed data repeatedly).
MPP	Input signal line. State can be tested by the word type III conditional field MPP micro-order. Could be used to sense when device transfer is complete.

13-7. MPP & MBIO CONSIDERATIONS

MPP and MBIO microprograms are used to provide fast alternative I/O paths. Both require the design of special purpose hardware to transfer data to and from the computer, and use of specific micro-orders to provide sequencing and data transfer signals. The major consideration that arises during MPP or MBIO transfers is a control processor freeze induced by either memory refresh or DCPC. Since MBIO and DCPC share the I/O bus, MBIO can contaminate DCPC data if MBIO signals BIOI or BIOO remain enabled during the DCPC transfer. This can be avoided by placing a READ, RJ30 or WRTE micro-order 1 or 2 microinstructions before the IOI or IOO, causing the control processor to freeze.

When a freeze occurs on a WRTE microinstruction the S-Bus to Store operation is performed twice. For instance, the TAB IOI transfer in the following line of microcode is performed twice, once before the freeze, and at the end of the freeze.

WRTE PASS TAB IDI(OR MPPB)

If the user designed hardware utilizes the signal as an acknowledge or an "increment the buffer pointer", then erroneous information as illustrated below will be transferred. This can be avoided by transferring the data into a scratchpad and the scratchpad into TAB.

	PASS	SI	IOICOR	MPPB)
WRTE	PASS	TAB	SI	

The CPU CNTR represents the lower 8 bits of the IR, of which the lower 6 bits are commonly referred to as the select code when an I/O instruction is executed. For MBIO transfers executing concurrently with DCPC, the MBIO select code does not remain stable for the duration of the MBIO cycle because DCPC takes control of the Select Code bus at P4 (BIOS) and causes unaddressing of the MBIO interface and loss of MBIO data. A different addressing scheme, such as set control, should be employed for the MBIO interface. This will free up the CPU CNTR to be used as a word count register to be incremented or decremented in the special field for MBIO output transfers. The CPU CNTR can not be used during a MBIO input transfer because the I/O bus is disabled from driving the S-bus whenever the Select Code (lower 6 bits of the CNTR) is less than seven.

When using MPP and MBIO, the user designed hardware must account for CPU timing restrictions. The SKF and MPP signals must be stable by P4 of the jump conditional microinstruction to prevent state changes in the conditional logic on the CPU.

MPPB can be falsely decoded from a jump address of a word type IV microinstruction. Consequently qualifying the MPPB micro-order with MPP/or MPP2 will enable the hardware to distinguish "real" from "false" MPBEN signals.

13-8. MPP MICROPROGRAM (E-SERIES ONLY)

An example microprogram that can be used for the MPP is included below. The actual microprogram used must be prepared by you, for your application, using the information in applicable sections of this manual, and in particular, the micro-orders shown in table 13-1. The appropriate CM locations, UIG instructions (main memory/control memory linkage) and microprogramming support software should be used in the same manner as for preparation and use of any other microprogram.

Note that with the MPP design, the key is to have a data buffer large enough to hold the entire burst. The example microprogram operates in a no "hand shaking" manner to transfer data in 256 word bursts. At label BURST data is written into memory using a four microinstruction loop. Additional comments appear in the microprogram.

EXAMPLE 4: MPP MAXIMUM DATA RATE BURST INPUT MICROPROGRAM

MICMXE,L \$CODE=MPP01 * * MPP MAXIMU	DRG	DATE DUE	OCT INDU		34000B	SPECIFY 21MX E-SERIES SAVE MICRO-OBJECT ON DISC 105600 MAPS TO 34000
 THIS MICRO 1. INPUTS 2. IS INTE 3. ASSUME ENDUGH 4. ASSUME 5. REQUIR LDA CO LDB BU OCT 10 6. HAS A M 	DPROGRAM DATA IN RRUPTII S THAT TO HOLE S A BURS ES THE F UNT FAD 5600 MAXIMUM	M: BLE BEFO THE DEV THE ENT THE ENT THE ENT THE ENT TOLLOWIN A = PC B = BU MICROF DATA RAT	ST" MANN RE THE BU ICE UTIL IIRE BUR UM DF 25 IG CALL I SITIVE JFFER AD PROGRAM FE DF AB	ER. JRST STA IZING T ST, G WORDS NG SEQUI WORD COU DRESS OP CODE OUT 1500	RTS, BUT ISN THE MPP FACI , ENCE UNT) KW/S (KILD-	OT INTERRUPTIBLE DURING THE BURST, LITY CONTAINS A DATA BUFFER LARGE -WORDS/SECOND) IN A NON-DCPC S UP TO 500 KW/S ARE ATTAINABLE.
*	JMP ALGN				BURSTIN	SAVE ENTRY POINTS
BURSTIN	ALGN		DEC	S3 CNTR	P A	SAVE NEXT INSTRUCTION ADDRESS CNTR = + WORD COUNT
₩AIT	JMP	CNDX	HOI Pass		INTRPT	ANY INTERRUPTS? UPDATE STATUS FLAGS
	JMP	CNDX	MPP INC	RJS Pnm	WAIT B	ND, WAIT FOR DATA READY M = BUFFER ADDRESS,
* BURST	WRTE JMP	MPCK DCNT CNDX	INC CNT8	S4 TAB PNM RJS	MPPB S4 P BURST	P = NEXT BUFFER ADDRESS WRITE DATA INTO MEMORY UPDATE CNTR, P, M COUNT = 0? NO, CONTINUE
* Done	READ	RTN	INC	B PNM A	P S3 CNTR	B = LAST BUFFER ADDRESS + 1 FIX P, START NEXT FETCH A = 0 = BURST COMPLETE
* INTRPT	JMP END			Ρ	S3 6	FIX P, EXIT TO HALT-OR- INTERRUPT MICROROUTINE

13-9. SUMMARY OF MPP TRANSFER RATES

Some typical transfer rates obtainable using the special facilities of the computer are summarized in table 13-2. Actual figures will depend upon your design.

FUNCTION	RATES
BLOCK I/O	DATA TRANSFERS
Input (256 words or less*):	2.28M bytes/second (maximum)
Output (256 words or less*):	3.17M bytes/second (maximum)
MICROPROGRAMM	ABLE PROCESSOR PORT
Burst (16 words or less*):	5.7M words/second (maximum)
Continuous:	1.59M words/second (maximum)
*Transfer rates for larger numbers of w	1.59M words/second (maximum) vords depend upon the size of the block to be bry refresh factors have been incorporated in the

Table 13-2. Special Facilities Transfer Rate Summary

13-10. HARDWARE FLOATING POINT PROCESSOR (F-SERIES ONLY)

The following paragraphs provide information for the user who wishes to directly microprogram the Floating Point Processor (FPP) to perform arithmetic floating-point operations and chained calculations. The FPP data formats and operations are described in addition to FPP microprogramming techniques.

The FPP includes the Arithmetic section and the Control section.

The Arithmetic section includes the hardware required to carry out the FPP commands. It contains the shift registers and arithmetic logic units necessary to perform arithmetic and logical operations on data.


The Control section includes the hardware necessary to control the functions of the Arithmetic section.

In addition, the floating point processor's internal registers may function as an accumulator register. This allows intermediate results to be stored in the FPP for successive floating point operations which eliminates the need to store the result in memory and immediately retrieve it.

13-11. CONTROLLABLE FUNCTIONS

Figure 13-1 illustrates a functional block diagram of the CPU, the Microprogrammable Processor Port (MPP), and the floating point processor.

The MPP provides the link between the floating point processor and the computer.



7700-220

Figure 13-1. FPP Overall Functional Block Diagram

Special

13-12. DATA FORMATS

The two floating-point data formats in figure 13-2 are available to the microprogrammer. Furthermore, the user may specify that the 8-bit exponent of the floating-point formats be "expanded" to 10-bits for internal use only, by the FPP.


13-13. FPP INSTRUCTION WORD FORMAT


The FPP instruction word is used to execute a floating-point operation. The exponent format, type of operation, source of operands, and the operand format are determined by the instruction word.

The FPP instruction word is specified by bits 7-0 of the instruction opcode. The following paragraphs and figure 13-3 describe the instruction word format.

13-14. EXPONENT FORMAT

Bit 7 of the FPP instruction word allows the user to increase the number of exponent bits used by the FPP during operations from 8 bits to 10 bits. Thus during FPP accumulator operations, the intermediate result in the FPP accumulator may exceed the standard 8-bit exponent length without losing accuracy, but the result retrieved from the FPP must be within the underflow or overflow range listed in table 13-3 for bit 7 clear (standard 8-bit exponent). Remember, this 10-bit exponent is internal to the FPP only and is not available to the user as a final result.





	BIT 7 = 0					
WORD LENGTH	OVERFLOW RANGE (LARGEST NEGATIVE, LARGEST POSITIVE)	UNDERFLOW RANGE (SMALLEST NEGATIVE, SMALLEST POSITIVE)				
Two-word	-2^{127} , (1 - 2 ⁻²³) 2 ¹²⁷	-2^{-129} (1 + 2 ⁻²²), 2 ⁻¹²⁹				
Three-word	-2^{127} , (1 - 2 ⁻³⁹) 2 ¹²⁷	-2^{-129} (1 + 2 ⁻³⁸), 2 ⁻¹²⁹				
	BIT 7 = 1	(NOTE 3)				
Two-word	-2^{511} , (1 - 2 ⁻²³) 2 ⁵¹¹	$-2^{-513} (1 + 2^{-22}),$ 2^{-513}				
Three-word	-2^{511} , (1 - 2 ⁻³⁹) 2 ⁵¹¹	-2^{-513} (1 +2 $^{-38}$), 2^{-513}				

Table 13-3. Overflow and Underflow Ranges

NOTE:

1. If a result lies outside the given overflow range, the maximum positive floating point number (all ones) is returned and the CPU overflow flag is set.

2. If a result lies inside the given underflow range, zero is returned as the result and the CPU overflow flag is set.

3. These overflow and underflow ranges pertain only to two- and three-word intermediate results left in the FPP.

7	6	5	4	3	2	1	0
EXPONENT FORMAT	OPERATION			OPERAND SOURCE		OPERAND LENGTH	
0 Standard 1 Expanded	000 Add 001 Subtract 010 Multiply 011 Divide 110 Reserved 111 Reserved 100X0 Fix to single integer			00 Both operands in CPU. 01 First operand in CPU; second in accumulator. 10 First operand in accumulator; second in CPU. 11 Both operands in accumulator.		OPERAND LENGTH 00 Two words 01 Three words 10 Reserved 11 Reserved	
	101X0 5 101X1 5 X= 0	Fix to double in Single integer to Double integer D, for operand f I, for operand f	o floating poin to floating poi from CPU;	nt			

Figure 13-3.	FPP	Instruction	Word	Format
--------------	-----	-------------	------	--------

Special

13-15. FPP OPERATION

Bits 6-4 of the FPP instruction word specify the arithmetic operation (add, subtract, multiply, or divide). Each of these arithmetic operations requires two operands, both of which must be the same precision — i.e., both operands 32 bits or 48 bits.

Bits 6-2 of the instruction word specify a "fix" or "float" operation with bit 3 indicating whether the single operand is in the FPP accumulator or will be transferred from the CPU.

13-16. OPERAND SOURCE

When executing an arithmetic operation, bits 3 and 2 of the FPP instruction word specify the "source" of the first and second operand, respectively. A "1" indicates the operand is in the FPP accumulator; a "0" indicates the operand will be transferred from the CPU.

For example, if bits 3 and 2 equal "1" and "0", respectively, the first operand required for an arithmetic operation is in the FPP accumulator and the second operand will be transferred from the CPU.

When executing a "fix" or "float" operation, only bit 3 of the FPP instruction word specifies the operand source.

13-17. OPERAND LENGTH

Bits 1 and 0 of the FPP instruction word specify the operand length. Operands consisting of two or three words may be specified. (Refer to figure 13-2 for the floating-point data format.)

For example, to perform extended precision floating-point operations bits 1 and 0 must be "0" and "1", respectively.

For "fix" and "float" operations, bit 2 of the FPP instruction word specifies the integer length. Bit 2 equal to "1" indicates a 32-bit integer, whereas bit 2 equal to "0" indicates a 16-bit integer.

13-18. DATA OPERATIONS

Listed below are the operations performed by the FPP and the operand sequence. Each operation, except for "fix" and "float", requires two normalized operands.

OPERATION

FIRST OPERAND (A)

SECOND OPERAND (B)

Addition (A+B) Subtraction (A-B) Multiplication (A) (B) Division (A/B) Fix to Integer Integer to Float Augend Minuend Multiplicand Dividend Floating Point Number Integer Addend Subtranhend Multiplier Divisor

13-19. FIX AND FLOAT OPERATIONS

The "fix" operations are used to convert a floating point number to either single or double integer format and the "float" operation is used to convert a single or double integer to floating point format.

For "fix to single integer" operations, zero is returned as the result if the magnitude of the exponent of the floating point number is <0. An overflow condition will result if the magnitude of the exponent of the floating point number is >=16.

For "fix to double integer" operations, zero is returned as the result if the magnitude of the exponent of the floating point number is <0. An overflow condition will result if the magnitude of the exponent of the floating point number is >=32.

13-20. ACCUMULATOR OPERATIONS

The FPP accumulator capabilities allow the microprogrammer to perform chained floating point operations. This feature eliminates the need to store a result in memory and then immediately fetch it for the next operation, thus reducing memory overhead time. For example, the result of a floating point operation may be left in the FPP to serve as either the divisor or dividend in a subsequent divide operation.

13-21. MPP MICRO-ORDERS


The following paragraphs describe the MPP micro-orders required to microprogram the FPP. Figure 13-4 illustrates the microprogramming sequence used to execute a typical FPP operation.


13-22. FPP INSTRUCTION STORE

The IRCM micro-order causes the lower eight bits of the CPU S-bus to be loaded into the FPP instruction register if the FPP is not currently executing an instruction. (The FPP instruction register may be loaded without addressing the FPP.)

The following microinstruction will prepare the FPP to multiply a three-word operand transferred from the CPU by the three-word operand in the FPP accumulator.

LABEL	OP/ Brch s	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDR	COMMENT
	IMM		LOW	IRCM	045B	LOAD FPP INSTRUCTION REGISTER.





13-23. FPP ADDRESSING

The FPP must be addressed before any operation may be initiated and before testing for the FPP ready condition.

Bit 0 of the CPU L-register equal to "0" is used to address the FPP.

The FPP must be addressed at least one microinstruction before executing micro-orders MPP2, MPPB, or MPP1, and two microinstructions before executing the MPP micro-order.

NOTE

A microinstruction may be saved since the CPU FETCH routine clears the L-register and CPU flag.

13-24. INSTRUCTION EXECUTION

The MPP2 micro-order in the Special field causes the FPP to initiate execution of the instruction held in the FPP instruction register. Execution begins when the last word of the operand(s) is transferred to the FPP by the user. The FPP busy flag is set until execution is completed.

13-25. OPERAND TO FPP

The MPPB micro-order in the Store field and the MPP1 micro-order in the Special field are used to transfer 16 bits (the most-significant word first) of an operand from the CPU to the FPP.

Sixteen bits, where bit 15 is the most-significant bit, are transferred each time the micro-orders are executed. Therefore, MPPB and MPP1 must be executed twice for each two-word operand and three times for each three-word operand.

The following example is one way to transfer a three-word operand to the FPP beginning at the address in the P-register.

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDR	COMMENT
			•			
			•			
	READ		INC .	PNM	Р	GET ADDRESS OF FIRST WORD.
	READ	MPP1	PASS INC	MPPB PNM	TAB P	SEND FIRST WORD.
	KEND	MPP 1	PASS	MPPB	TAB	SEND SECOND WORD.
	READ		INC	PNM	Р	
		MPP1	PASS	MPPB	TAB	SEND THIRD WORD.
			•			
			•			
			•			

Special

13-26. RESULT TO CPU

The MPPB micro-order in the S-bus field and the MPP1 micro-order in the Special field are used to transfer 16 bits (the most-significant word first) of the result from the FPP to the CPU. Sixteen bits, where bit 15 is the most-significant bit, are transferred each time the micro-orders are executed.

Note that the result transferred from the FPP must not be stored in the T-register in the same microinstruction since a memory refresh or the Dual Channel Port Controller (DCPC) could alter the T-register before the WRTE is executed. Instead, store the result in a temporary CPU register and in a subsequent microinstruction, transfer the result to the T-register.

The user should also be aware that the result is rounded during operation execution and not when it is retrieved. Thus, any result retrieved at a precision lower than that at which it was generated will result in an answer that has been truncated.

A three-word result is transferred from the FPP to memory starting at the address in the P-register as follows:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ Cond	STR	S-BUS/ ADDR	COMMENT
		MPP1	INC .	PNM S4	P MPPB	GET RESULTANT DESTINATION ADDRESS. GET FIRST WORD OF RESULT FROM FPP.
	WRTE	1166		TAB	S4	STORE FIRST WORD OF RESULT.
			INC	PNM	P	GET ADDRESS FOR SECOND WORD.
		MPP1		S4	MPPB	GET SECOND WORD.
	WRTE			TAB	S4	STORE SECOND WORD.
			INC	PNM	Р	
		MPP1		54	MPPB	GET LAST WORD.
	WRTE			TAB	S4	
			•			
			•			
			•			

13-27. MPP1 MICRO-ORDER CONSIDERATIONS

The MPP1 micro-order resets the FPP control logic if data is not being transferred to and from FPP. Also, MPP1 must be specified whenever data is sent to or from the FPP.

13-28. FPP COMPLETE TEST

The MPP micro-order is used to determine if the FPP has completed the requested operation. The FPP must be addressed (using L-register bit 0) at least two microinstructions before MPP is tested.

NOTE

The FPP ready status cannot be made until at least two microinstructions after MPP2 Special has been specified.

13-29. OVERFLOW DETECTION

The FPP sets the CPU overflow bit at the trailing edge of the first MPBEN signal (MPPB micro-order). Therefore, an overflow condition cannot be tested until after two microinstructions following the first MPPB S-Bus micro-order. If an overflow condition occurs, the user must clear the overflow flag bit.

13-30. MPP MICRO-ORDER SUMMARY

Table 13-4 summarizes the micro-orders required to microprogram the FPP.

13-31. FPP MICROPROGRAMMING CONSIDERATIONS

The following paragraphs describe some key points that the user should be aware of when writing microprograms which use the FPP.

13-32. FPP OPERATION EXECUTION TIMES

Table 13-5 lists the execution times for chained floating point calculations in which intermediate results are not transferred to and from the computer.

MICRO- ORDER	FIELD	MEANING
IRCM	STORE	Load lower eight bits (FPP instruction) of CPU S-bus into FPP instruction register. The FPP busy flag must be clear (FPP ready) before executing this micro-order.
L	STORE	Bit 0 clear used to address FPP.
MPP2	SPECIAL	Execute instruction held in FPP instruction register and set FPP busy flag. Address FPP at least one microinstruction before executing MPP2.
MPPB	STORE	Store 16 bits of operand into FPP.
and MPP1	SPECIAL	Address FPP at least one microinstruction before executing MPPB and MPP1.
MPPB	S-BUS	Transfer 16 bits of result to CPU.
and MPP1	SPECIAL	Address FPP at least one microinstruction before executing MPPB and MPP1. Do not store the result in the T-register in the same microinstruction.
MPP1	SPECIAL	Reset FPP control logic.
MPP	COND	Test FPP ready status. Address FPP at least two microinstructions before executing MPP.

Table 1	l 3-4 .	Summary	of	FPP	Control	Micro-orders
---------	----------------	---------	----	-----	---------	--------------

	COMPUTATION TIME (μ sec)						
INSTRUCTION	MINIMUM	TYPICAL	MAXIMUM				
Single-precision Floating Point							
Add/Subtract	0.68	1.36	3.28				
Multiply	1.96	2.21	2.46				
Divide	2.12	3.01	3.90				
Conversion to single integer	0.67	1.38	1.85				
Conversion to double integer	0.67	2.45	3.27				
Conversion from single integer	0.63	1.25	1.78				
Conversion from double integer	0.63	2.33	2.93				
Extended-precision Floating Point							
Add/Subtract	0.68	1.36	4.16				
Multiply	2.75	3.14	3.52				
Divide	2.94	4.78	6.62				
Conversion to single integer	0.67	1.38	1.85				
Conversion to double integer	0.67	2.45	3.27				
Conversion from single integer	0.63	1.25	1.78				
Conversion from double integer	0.63	2.33	2.93				

Table 13-5. FPP Operation Internal Execution Times

13-33. EXECUTION IN PROCESS

Once the FPP has begun execution of an operation, CPU operations not requiring use of the FPP, or a timing routine which waits for the FPP to complete execution may be executed.

If non-FPP operations are performed, ensure that upon return the FPP is addressed (L bit 0) at least two microinstructions prior to testing if the FPP is ready. In addition, the FPP instruction register must be reloaded with the proper FPP instruction if an IRCM micro-order had been executed and the result held in the FPP is to be transferred to the CPU.

If a timing routine is used, the time allowed for the FPP to complete an operation and the action required in the event of an FPP failure must be determined. A simple timing routine is shown below:

LABEL	OP/ BRCH	SPCL	ALU/ MOD/ COND	STR	S-BUS/ ADDR	COMMENT
			•			
WAIT	IMM	COV	CMLO.	53	337B	SET WORD COUNT CONSTANT AND CLEAR OVERFLOW.
WAIT1	RTN	CNDX	MPP DEC	53	53	IF FPP DONE, RETURN. DECREMENT COUNTER
	JMP JMP	CNDX	AL15	RJS	WAIT1 ERROUT	JMP TO ERROR ROUTINE.
			:			

ompute

13-34. INTERRUPT CONSIDERATIONS

If your microprogram is written such that interrupts are detected (which is recommended), it should execute a JSB to a microroutine that saves whatever is necessary (including intermediate results in the FPP) to allow the microprogram to continue after the interrupt is serviced, or to provide for complete restart of the microprogram.

The microroutine should also ensure that the FPP is addressed and the proper FPP instruction is stored in the FPP after servicing the interrupt.

13-35. MICROPROGRAMMED FPP OPERATION EXAMPLE

This paragraph contains an example on directly microprogramming the Hardware Floating Point Processor. The microprogram sums the product of two, one-dimensional arrays and stores the floating point result in the A and B registers. Figure 13-5 is the flowchart for the microprogram. Note that the program is interruptable. The microprogram assumes the following calling sequence is used:

OCT 105600	INVOKE FPP PROGRAM	
NOP	USED FOR CURRENT ITERATION IF INTERRUPTED	
DEF DIM	DIMENSION OF ARRAYS	
DEF ADDRA	ADDRESS OF ARRAY A	
DEF ADDRB	ADDRESS OF ARRAY B	



The following is a summary of the rules for user microprograms.

- 1. The FPP must be addressed before asserting any control signals except IRST. Address the FPP by setting the L-register bit 0 to the address of the FPP at least one microinstruction before asserting MPP2, MPPB in the store or S-bus field or MPP1. The FPP must be addressed at least two microinstructions before testing MPP. If an overflow occurs, the FPP does not set the CPU Overflow Flip-Flop until the trailing edge of the first MPPB in the S-bus field. Therefore overflow should not be tested until at least two microinstructions following the first S-bus field MPPB of an operation.
- 2. Assert MPP1 in the special field when asserting MPPB in the store or S-bus field. The FPP does not recognize MPPB unless it has been addressed and MPP1 is also asserted.
- 3. If a microinstruction S-bus field contains MPPB, the store field must not contain TAB. The result may not be retrieved from the FPP and stored in the memory data register in the same microinstruction, since memory refresh or DMA freeze may destroy the memory data register contents. Therefore, store the result in a temporary CPU register, and then transfer the result to the memory data register in a subsequent microinstruction.

Special

- 4. Ensure that bits 1 and 0 of the FPP instruction register are set to the proper operand word length as described in paragraph 13-15. Also, in the case of FIX, IR bits 6-4 must equal 100, before retrieving the FIX result. If a result is retrieved from the process at a precision lower than the operation just performed, the result is truncated, rather than rounded. If the result is retrieved at a higher precision, the lower mantissa bits are zeros.
- 5. Floating point operands, except for zero, issued to the FPP must be normalized (sign bit is not the same sense as the most significant mantissa bit). Note that the FPP normalizes all of its floating point results, except for zero.
- 6. When executing chained operations, the FPP instruction register bits 1 and 0 may be changed in order to retrieve a result of precision that differs from the operation performed. For example after performing a 48 bit ADD, a 32 bit result may be retrieved from the FPP. However the precision of the next operation must agree with that of the previous floating point (48 bit ADD) operation.




Figure 13-5. FPP Microprogramming Example Flowchart

EXAMPLE 5: FPP SUMS THE PRODUCT OF TWO ONE-DIMENSIONAL ARRAYS

0001				MICMXE.L						
0002				\$CODE='S		-48)F		
0003				•••••=	ORG	,			34000B	
0004				HORI					00006B	
0005				FETCH	EQU				00000B	
0006				•						
0007				•						
0008										
0009									INTO S6 ING FROM	
0011				+ AN INT				TORN		
0012										•
0013				•						
0014	34000	017	101254	SUMAB		SOV	CMPS	S6	TAB	SG = CURRENT I
0015				•						
0016					*****			_		
0017 0018				* RETURN						
0019				•					••	
	34001	327	140242		JMP	CNDX	AL15	RJS	REENT	JUMP IF RE-ENTERING
0021				•						
0022										********
0023							-			ERATION IN S6 +
0024 0025				*******	*****	****	****	****	*********	********
	34002	006	036147	•			ZERO	Δ		INITIALIZE SUM
			036207				ZERO			
			037247							INITIALIZE CURRENT I
0029				•						
0030				*******						*********
0031				* READ A						•
0032 0033										*
0034				•						
	34005	227	174707	REENT	READ		INC	PNM	Р	START READ OF IMAX
0036	34006	000	075507				DEC	S11	Р	SAVE P IN S11
0037	34007	307	075507 005047		READ JSB					RESOLVE INDIRECTS
		010	001207				PASS	S5	TAB	S5 = IMAX
0039				•						
0040				* *********	***** = 02	•				
0040 0041				* • IMAX <						
0040										
0040 0041 0042 0043		327	104002		JMP	• CNDX	AL15		DONE	FORGET IT IF IMAX<0
0040 0041 0042 0043 0044 0045	34011		104002 004002	•	JMP JMP	CNDX CNDX	ALZ		DONE DONE	DITTO IF IMAX-0
0040 0041 0042 0043 0044 0045 0045	34011 34012			••••••	JMP JMP	CNDX CNDX	ALZ		DONE *********	DITTO IF IMAX=0
0040 0041 0042 0043 0044 0045 0047 0048	34011 34012			• FORM A	JMP JMP DDRES	* CNDX CNDX ***** S OF	ALZ ***** ARRAY	••••• A (S	DONE *********** 2 = 2*I +	DITTO IF IMAX=0 ************************************
0040 0041 0042 0043 0044 0045 0045 0047 0048 0049	34011 34012			• FORM A • FORM A	JMP JMP DDRES DDRES	CNDX CNDX ***** S OF S OF	ALZ ARRAY ARRAY	A (S B (P	DONE *********** 2 = 2*I + = 2*I +	DITTO IF IMAX=0 ********** ADDR(A)) * ADDR(B)) *
0040 0041 0042 0043 0044 0045 0047 0048	34011 34012			• FORM A • FORM A	JMP JMP DDRES DDRES	CNDX CNDX ***** S OF S OF	ALZ ARRAY ARRAY	A (S B (P	DONE *********** 2 = 2*I +	DITTO IF IMAX=0 ********** ADDR(A)) * ADDR(B)) *
0040 0041 0042 0043 0044 0045 0047 0048 0049 0050	34011 34012			• FORM A • FORM A	JMP JMP DDRES DDRES	CNDX CNDX ***** S OF S OF	ALZ ARRAY ARRAY	A (S B (P	DONE *********** 2 = 2*I + = 2*I +	DITTO IF IMAX=0 ADDR(A)) + ADDR(B)) + MED +
0040 0041 0042 0043 0044 0045 0047 0048 0049 0050 0051 0052 0053	34011 34012 34013	320 227	004002 174713	• FORM A • FORM A	JMP JMP DDRES DDRES	CNDX CNDX S OF S OF 0 = 0	ALZ ARRAY ARRAY WHEN WHEN	A (S B (P ADDR	DONE 2 = 2+I + = 2+I + ESS IS FOR P	DITTO IF IMAX=0 ADDR(A)) * ADDR(B)) * MED * START READ ON ADDR(A)
0040 0041 0042 0043 0044 0045 0047 0048 0049 0050 0051 0052 0053 0054	34011 34012 34013 34013 34014	320 227 001	004002 174713 152507	• FORM A • FORM A	JMP JMP DDRES DDRES HAT L READ	CNDX CNDX S OF S OF 0 = 0	ALZ ARRAY ARRAY ARRAY WHEN	A (S B (P ADDR	DONE 2 = 2*I + = 2*I + ESS IS FOR P S6	DITTO IF IMAX=0 ADDR(A)) * ADDR(B)) * MED * START READ ON ADDR(A) SET L = 2 * I
0040 0041 0042 0043 0044 0045 0047 0048 0050 0051 0052 0053 0054 0055	34011 34012 34013 34014 34015	320 227 001 307	004002 174713 152507 005047	• FORM A • FORM A	JMP JMP DDRES DDRES HAT L	CNDX CNDX S OF S OF 0 = 0	ALZ ARRAY ARRAY WHEN ••••• INC DBLS	A (S B (P ADDR PNM L	DONE 2 = 2*I + = 2*I + ESS IS FOR ********* P S6 INDIRECT	DITTO IF IMAX=0 ************************************
0040 0041 0042 0043 0044 0045 0047 0048 0050 0051 0052 0053 0054 0055 0056	34011 34012 34013 34014 34015 34016	320 227 001 307 003	004002 174713 152507 005047 033047	• FORM A • FORM A	JMP JMP DDRES DDRES HAT L READ JSB	• CNDX CNDX • • • • • • • • • • • • • • • • • • •	ALZ ARRAY ARRAY WHEN INC DBLS ADD	A (S B (P ADDR PNM L S2	DONE 2 = 2*I + = 2*I + ESS IS FOR P S6	DITTO IF IMAX=0 ************************************
0040 0041 0042 0043 0044 0045 0047 0048 0050 0051 0052 0053 0055 0055 0056 0057	34011 34012 34013 34014 34015	320 227 001 307 003 227	004002 174713 152507 005047	• FORM A • FORM A	JMP JMP DDRES DDRES HAT L READ	• CNDX CNDX • • • • • • • • • • • • • • • • • • •	ALZ ARRAY ARRAY WHEN ••••• INC DBLS	A (S B (P ADDR PNM L	DONE ********** 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M	DITTO IF IMAX=0 ********* ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B)
0040 0041 0042 0043 0044 0045 0047 0049 0050 0051 0052 0053 0054 0055 0055 0055 0055	34011 34012 34013 34014 34015 34016 34017	320 227 001 307 003 227 307	004002 174713 152507 005047 033047 174707	• FORM A • FORM A	JMP JMP DDRES DDRES HAT L READ JSB READ	• CNDX CNDX • • • • • • • • • • • • • • • • • • •	ALZ ARRAY ARRAY WHEN INC DBLS ADD	A (S B (P ADDR PNM L S2	DONE ********** 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M P	DITTO IF IMAX=0 ********* ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B)
0040 0041 0042 0043 0044 0045 0047 0048 0050 0051 0052 0053 0055 0055 0056 0056 0059 0059 0060	34011 34012 34013 34014 34015 34016 34017 34020 34021	320 227 001 307 003 227 307	004002 174713 152507 005047 033047 174707 005047	+ FORM A FORM A NOTE T	JMP JMP DDRES DDRES HAT L READ JSB READ JSB	* CNDX CNDX S OF S OF 0 = 0 COV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD	A (S B (P ADDR PNM L S2 PNM P	DONE ********** 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M P INDIRECT	DITTO IF IMAX=0 ********* ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS
0040 0041 0042 0043 0044 0045 0047 0048 0049 0050 0051 0052 0053 0055 0055 0056 0056 0059 0050 0050 0050	34011 34012 34013 34014 34015 34016 34017 34020 34021	320 227 001 307 003 227 307	004002 174713 152507 005047 033047 174707 005047	* * FORM A * FORM A * NOTE T *	JMP JMP DDRESS DDRESS HAT L READ JSB READ JSB	CNDX CNDX SOF SOF COV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD	A (S B (P ADDR PNM L S2 PNM P	DONE ********** 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M P INDIRECT	DITTO IF IMAX=0 ********* ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS
0040 0041 0042 0043 0044 0045 0047 0048 0049 0050 0051 0052 0053 0055 0055 0055 0055 0055 0055	34011 34012 34013 34014 34015 34016 34017 34020 34021	320 227 001 307 003 227 307	004002 174713 152507 005047 033047 174707 005047	• FORM A • FORM A • NOTE T •	JMP JMP DDRESS DDRESS HAT L READ JSB READ JSB READ JSB	CNDX CNDX SOF SOF COV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD S7,S8	A (S B (P ADDR PNM L S2 PNM P	DONE ********** 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M P INDIRECT	DITTO IF IMAX=0 ********* ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS
0040 0041 0042 0043 0044 0045 0047 0048 0050 0051 0052 0053 0055 0055 0055 0055 0056 0057 0058 0059 0060 0061 0062 0063	34011 34012 34013 34014 34015 34016 34017 34020 34021	320 227 001 307 003 227 307	004002 174713 152507 005047 033047 174707 005047	• • FORM A • FORM A • NOTE T • • • • • • • • • • • • • • • • •	JMP JMP DDRES DDRES HAT L READ JSB READ JSB READ JSB	CNDX CNDX SOF SOF COV COV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD S7,S8 S9,S1	A (S B (P ADDR PNM L S2 PNM P	DONE ********** 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M P INDIRECT	DITTO IF IMAX=0 ********* ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS
0040 0041 0042 0043 0044 0045 0047 0048 0050 0051 0052 0053 0055 0055 0055 0055 0055 0055	34011 34012 34013 34014 34015 34016 34017 34020 34021	320 227 001 307 003 227 307	004002 174713 152507 005047 033047 174707 005047	• FORM A • FORM A • NOTE T •	JMP JMP DDRES DDRES HAT L READ JSB READ JSB READ JSB	CNDX CNDX SOF SOF COV COV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD S7,S8 S9,S1	A (S B (P ADDR PNM L S2 PNM P	DONE ********** 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M P INDIRECT	DITTO IF IMAX=0 ********* ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS
0040 0041 0042 0043 0044 0045 0047 0048 0050 0051 0052 0053 0055 0055 0055 0055 0055 0055	34011 34012 34013 34014 34015 34016 34017 34020 34021	320 227 001 307 003 227 307 003	004002 174713 152507 005047 033047 174707 005047	• • FORM A • FORM A • NOTE T • • • • • • • • • • • • • • • • •	JMP JMP DDRES DDRES HAT L READ JSB READ JSB READ JSB	CNDX CNDX S OF S OF C OV COV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD S7,S8 S9,S1	A (S B (P ADDR PNM L S2 PNM P	DONE ********** 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M P INDIRECT	DITTO IF IMAX=0 ********* ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS
0040 0041 0042 0043 0044 0045 0047 0049 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 0060 0061 0062 0064 0065 0066	34011 34012 34013 34014 34015 34016 34017 34020 34021	320 227 001 307 003 227 307 003	004002 174713 152507 005047 033047 174707 005047 033707	• • FORM A • FORM A • NOTE T • • • • • • • • • • • • • • • • •	JMP JMP DDRES DDRES HAT L READ JSB READ JSB READ JSB	CNDX CNDX S OF S OF C OV COV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD S7,S8 S9,S1	A (S B (P ADDR PNM L S2 PNM P	DONE 2 = 2*I + = 2*I + ESS IS FOR ********* P S6 INDIRECT M P INDIRECT M	DITTO IF IMAX=0 ******** ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS P = ADDR(B(I))
0040 0041 0042 0043 0044 0045 0047 0049 0050 0051 0052 0053 0054 0055 0055 0055 0055 0055 0055	34011 34012 34013 34014 34015 34016 34017 34020 34021 34022 34023 34022	320 227 001 307 003 227 307 003 227 007 230	004002 174713 152507 005047 033047 174707 033707 174707 174707 174707 001307	• • FORM A • FORM A • NOTE T • • • • • • • • • • • • • • • • •	JMP JMP DDRES DDRES HAT L READ JSB READ JSB READ JSB	* CNDX CNDX S OF S OF C OV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD S7,S8 S9,S1 INC INC PASS	A (S B (P ADDR PNM L S2 PNM P M O PNM S7	DONE 2 = 2+I + 2 = 2+I + ESS IS FOR P S6 INDIRECT M P INDIRECT M P TAB	DITTO IF IMAX=0 ******** ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS P = ADDR(B(I)) START READ ON B(I)
0040 0041 0042 0043 0044 0045 0047 0048 0050 0051 0052 0053 0055 0056 0056 0056 0056 0056 0056	34011 34012 34013 34014 34015 34016 34017 34020 34021 34021 34022 34023 34024 34025	320 227 001 307 003 227 307 003 227 003	004002 174713 152507 005047 033047 174707 033707 174707 174707 174707 001307 042647	• • FORM A • FORM A • NOTE T • • • • • • • • • • • • • • • • •	JMP JMP DDRESS DDRESS HAT LT READ JSB READ JSB READ JSB READ ACIJ READ	* CNDX CNDX S OF S OF C OV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD S7,S8 S9,S1 INC INC PASS PASS	A (S B (P ADDR PNM L S2 PNM P NM PNM S7 M	DONE 2 = 2+I + 2 = 2+I + ESS IS FOR P S6 INDIRECT M P INDIRECT M P P TAB S2	DITTO IF IMAX=0 ******** ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS P = ADDR(B(I)) START READ ON B(I) BUMP ADDR(B(I)) SAVE B(I) IN (S7 S8)
0040 0041 0042 0043 0044 0045 0047 0048 0049 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 0060 0061 0062 0063 0064 0065 0066 0068 0069 0070	34011 34012 34013 34014 34015 34016 34017 34020 34021 34021 34022 34023 34024 34025 34026	320 227 001 307 003 227 307 003 227 003	004002 174713 152507 005047 033047 174707 033707 174707 174707 174707 001307 042647 143047	• • FORM A • FORM A • NOTE T • • • • • • • • • • • • • • • • •	JMP JMP JDRESS DDRESS HAT LU READ JSB READ JSB B(I) A(I) READ READ READ	CNDX CNDX SOF SOF COV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD S7,S8 S9,S1 INC INC INC INC PASS INC	A (S B (P ADDR PNM L S2 PNM P NM PNM S7 M S2	DONE ********* 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M P INDIRECT M P TAB S2 S2	DITTO IF IMAX=0 ******** ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS P = ADDR(B(I)) START READ ON B(I) BUMP ADDR(B(I))
0040 0041 0042 0043 0044 0045 0047 0048 0050 0051 0052 0053 0055 0056 0057 0058 0059 0060 0061 0062 0063 0064 0065 0066 0066 0067 0068 0070 0071	34011 34012 34013 34014 34015 34016 34017 34020 34021 34021 34022 34023 34024 34025 34026 34027	320 227 001 307 003 227 307 003 227 230 010 010 007 230	004002 174713 152507 005047 033047 174707 005047 033707 174707 174707 01307 042647 143047 001347	• • FORM A • FORM A • NOTE T • • • • • • • • • • • • • • • • •	JMP JMP DDRESS DDRESS HAT LT READ JSB READ JSB READ JSB READ ACIJ READ	CNDX CNDX SOF SOF COV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD S7,S8 S9,S1 INC PASS INC PASS INC PASS	A (S B (P ADDR PNM L S2 PNM P NM S2 PNM S7 M S2 S8	DONE ********* 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M P INDIRECT M P P TAB S2 S2 TAB	DITTO IF IMAX=0 ******** ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS P = ADDR(B(I)) START READ ON B(I) BUMP ADDR(B(I)) BUMP ADDR(A(I))
0040 0041 0042 0043 0044 0045 0047 0048 0050 0051 0052 0053 0055 0056 0057 0058 0059 0060 0061 0062 0063 0064 0065 0066 0066 0066 0066 0066 0067 0068 0067 0068	34011 34012 34013 34014 34015 34016 34017 34020 34021 34021 34022 34023 34024 34025 34025 34026 34027 34030	320 227 001 307 003 227 307 003 227 003 227 003 207 230 010 010	004002 174713 152507 005047 033047 174707 005047 033707 174707 033707 174707 01307 042647 143047 001347 042647	• • FORM A • FORM A • NOTE T • • • • • • • • • • • • • • • • •	JMP JMP JDRESS DDRESS HAT LU READ JSB READ JSB B(I) A(I) READ READ READ	CNDX CNDX SOF SOF COV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD S7,S8 S9,S1 INC PASS INC PASS PASS PASS	A (S B (P ADDR PNM L S2 PNM P NM S2 PNM S7 M S2 S8 M	DONE ********* 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M P INDIRECT M P P TAB S2 S2 TAB S2	DITTO IF IMAX=0 ******** ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS P = ADDR(B(I)) SAVE B(I) IN (S7 S8) BUMP ADDR(A(I)) SET M = ADDR(A(I))
0040 0041 0042 0043 0044 0045 0047 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 0060 0061 0062 0063 0066 0066 0066 0066 0066 0067 0068 0069 0071 0072 0073	34011 34012 34013 34014 34015 34016 34017 34020 34021 34021 34022 34023 34024 34025 34026 34027 34030 34031	320 227 001 307 003 227 307 003 227 003 227 003 220 010 010 010 007	004002 174713 152507 005047 033047 174707 005047 033707 174707 174707 01307 042647 143047 001347	• • FORM A • FORM A • NOTE T • • • • • • • • • • • • • • • • •	JMP JMP JDRESS DDRESS HAT LU READ JSB READ JSB B(I) A(I) READ READ READ	* CNDX CNDX S OF S OF C OV	ALZ ARRAY ARRAY WHEN INC DBLS ADD INC ADD S7,S8 S9,S1 INC PASS INC PASS INC PASS	A (P ADDR ADDR PNM S2 PNM P S7 S8 S8 S2	DONE ********* 2 = 2*I + ESS IS FOR ********* P S6 INDIRECT M P INDIRECT M P P TAB S2 S2 TAB	DITTO IF IMAX=0 ******** ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS P = ADDR(B(I)) START READ ON B(I) BUMP ADDR(B(I)) BUMP ADDR(A(I))
0040 0041 0042 0043 0044 0045 0047 0049 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 0060 0061 0062 0063 0066 0066 0067 0068 0069 0070 0072 0073 0074	34011 34012 34013 34014 34015 34016 34017 34020 34021 34021 34022 34023 34024 34025 34026 34027 34030 34031	320 227 001 307 003 227 003 227 003 220 003 220 010 007 230 010 007 230	004002 174713 152507 005047 033047 174707 005047 033707 174707 01307 042647 143047 042647 143047	• • FORM A • FORM A • NOTE T • • • • • • • • • • • • • • • • •	JMP JMP JDRESS DDRESS HAT LI READ JSB READ JSB READ JSB READ READ READ	* CNDX CNDX S OF S OF C OV	ALZ ARRAY ARRAY ARRAY INC DBLS ADD INC ADD S7,S8 S9,S1 INC INC PASS INC PASS INC PASS INC	A (P ADDR ADDR PNM L S2 PNM P S2 PNM S7 S8 S2 S8 M S2 S9	DONE ********* 2 = 2*I + ESS IS FOR ********** P SG INDIRECT M P INDIRECT M P TAB S2 S2 TAB S2 S2 S2	DITTO IF IMAX=0 ******** ADDR(A)) * ADDR(B)) * MED * ********* START READ ON ADDR(A) SET L = 2 * I RESOLVE INDIRECTS S2 = ADDR(A(I)) START READ ON ADDR(B) RESOLVE INDIRECTS P = ADDR(B(I)) SAVE B(I) IN (S7 S8) BUMP ADDR(A(I)) SET M = ADDR(A(I)) BUMP ADDR(A(I))

0076 0077 0078 0079 0080 0081 0082 0083 0084 34034 0085 34035 0086 34036	340 100607 007 153251 010 054432	• FORM FPP ML • INCREMENT 1 • INITIATE FF • SEND A(I) A • LOOP IMM	(S6 PPEXE ANDB(*****	SG CUTION I) TO LOW INC	+ 1) 1	56	FPP MPY OPCODE START FPP, BUMP SEND OP1 - B(I)	I	
0087 34037 0088 34040 0089 34041	010 056432 010 060432 010 062432		MPP1 MPP1	PASS PASS	MPPB MPPB MPPB	58 59	SEND OP2 - A(I)		
0091 0092 0093 0094		* • LAST ITERA	TION?	*					
0095 0096 34042 0097 34043 0098 34044 0099 34045	144 150762	* LWF JMP		INC SUB ZERO FLAG	_	S6 S5 L00P1	SET L = I + 1 SET FLAG = 1 IF RESET L FOR FPP JUMP IF DONE	DONE	
0100 0101 0102 0103		* ************************************							
0104 0105 34046 0106 34047 0107 34050 0108 34051	227 174707 007 174707 230 001307 010 001347	• REAL		INC INC PASS PASS		Р Р ТАВ ТАВ	BUMP ADDR(B(I)) GET NEXT B(I)		
0109 0110 0111 0112		• • FETCH NEXT		***** INTO	***** 59,51	*** 0 *			
0113 0114 34052 0115 34053 0116 34054 0117 34055	007 143047 010 042647 230 001407	* REA		PASS PASS	52 M 59	S2 S2 S2 TAB	SET M = ADDR(A) INC ADDR(A)		
0118 34056 0119 34057 0120 0121 0122 0123	007 143047 010 001447	• • WAIT FOR F		INC PASS		S2 TAB			
0124 0125 34060 0126	306 044402	* LOOP1 JSB *		MPP		WAIT	WAIT FOR FPP		
0127 0128 0129 0130 0131			DD OPC PP EXE Perand	ODE (CUTIO TO F	ACCUM N PP	ULATOR HAS	FIRST OPERAND)	*	
0134 34062	340 020607 010 036751 010 006432 010 010432	= I MM	MPP2 MPP1	PASS	I RCM MPPB MPPB		FPP ADD OPCODE START FPP SEND OP1 = SUM		

0138 0139 • WAIT FOR FPP 0140 0141 • GET SUM FROM FPP AND STORE IN A, B-REG . 0142 0143 0144 34065 306 044402 LOOP2 JSB CNDX MPP RJS WAIT WAIT FOR FPP MPP1 PASS A MPPB SAVE SUM IN (A B) 0145 34066 010 020172 0146 34067 010 020232 MPP1 PASS B MPPB 0147 0148 0149 +LAST ITERATION? + 0150 ***************** 0151 * JMP CNDX FLAG DONE 0152 34070 334 004002 JUMP IF ALL DONE 0153 0154 ***************** 0155 • TEST FOR INTERRUPT * 0156 0157 * JMP CNDX HOI RJS LOOP LOOP IF NO INT 0158 34071 323 141602 0159 0160 TEST FOR SINGLE STEP * 0161 0162 0163 * JMP CNDX NSNG RJS LOOP LOOP IF SNGL STEP 0164 34072 336 041602 0165 0166 *************** * SAVE CURRENT I . 0167 + IN MEMORY 0168 ***************** 0169 0170 DEC P S11 SET P = SAVE ADDR 0171 34073 000 065707 INT SET M = SAVE ADDR SET S6 = -S6 - 1 PASS M Р 0172 34074 010 074647 0173 34075 017 153247 CMPS S6 S6 0174 34076 210 052036 WRTE MPCK PASS TAB S6 SAVE IN MEMORY 0175 0176 ********************* + SERVICE INTERRUPT + 0177 ******************* 0178 0179 0180 34077 320 000307 HORI HANDLE INTERRUPT JMP 0182 0183 ********** * RESET SAVE WORD 0184 0185 * RESTORE RETURN ADDRESS * * RETURN TO MACRO CODE 0186 0187 ***************************** 0188 S1 1 0189 34100 000 065707 DONE DEC P SET P = SAVE ADDRESS INC PNM P SET M = SAVE ADDRESS 0190 34101 007 174707 0191 34102 006 037207 CREATE A ZERO TO ZERO SS **S**5 WRTE MPCK PASS TAB RESET SAVE WORD 0192 34103 210 050036 0193 34104 353 170507 CMLO L 374B SET L = 3 I MM עשר P P INC PNM P SET P = RETURN ADDR 0194 34105 003 075707 START READ 0195 34106 227 174707 READ 0196 34107 320 000007 FETCH RETURN JMP 0197 0198 ************ + WAIT LOOP + 0199 0200 *********** 0201 LOW CNTR 040B 0202 34110 340 100547 WAIT I MM SET COUNTER = 32 0203 34111 366 002002 WTLP RTN CNDX MPP RETURN IF DONE 0204 34112 010 036765 0205 34113 366 000742 DCNT DECREMENT COUNTER RTN CNDX MPP RETURN IF DONE ELSE LOOP 32 TIMES CNDX CNT8 RJS WTLP 0206 34114 326 144442 IMP 0207 34115 355 165047 I MM CMHI S2 172B SET IRCM = MIA 00 0208 34116 010 042614 SOV PASS IRCM S2 CAUSE MP INT 0209 34117 010 036746 1 O G 0210 34120 327 004007 JMP DONE RETURN

0211 0212 0213		• • RESOLVE						
0214		*****						
0215		•						
0216 34121	230 000647	INDIRECT	READ		PASS	M	TAB	SAVE ADDRESS IN M
0217 34122	367 140002		RTN (CNDX	AL15	RJS		RETURN IF RESOLVED
0218 34123	323 145042		JMP	CNDX	HOI	RJS	INDIRECT	KEEP RESOLVING
0219 34124	230 036747		READ	_				BUT IF HOI AND
0220 34125	336 045042		JMP	CNDX	NSNG	RJS	INDIRECT	ND SINGLE STEP
0221 34126	000 065707				DEC	P	S11	RESTORE P AND
0222 34127	320 000307		JMP				HORI	HANDLE INTERRUPT
0223		•						
0224		•						
0225			END					

END OF PASS 2: NO ERRORS

PART IV Microprogramming Examples





.

MICROPROGRAMS

Δ

The microprogramming examples in this section are arranged in order of advancing complexity and illustrate (among other things) concepts presented throughout the rest of this manual. Each microprogram is complete in itself and may be used directly in the computer or may be used as an example for creating your own microprograms. The following assumptions are made for the use of material in this section.

- The microprogramming support software (the microassembler, Microdebug Editor, driver DVR36, and WLOAD) must have been loaded into the RTE system. It is also assumed that the system equipment configuration (HP 21MX E-Series Computer, HP 13197A WCS, etc. installation) is compatible for microprogramming. (Refer to section 3 in this manual for more information on the steps necessary for preparing to microprogram.)
- RTE system equipment table entries (SC-to-LU relationship) must have been made.

The first examples use the MDE features to prepare and execute the microprograms. If you use the RTE Interactive Editor, then, the RTE Microassembler to prepare the larger examples, use the RTE Interactive Editor Tab function for determining the starting columns for micro-order fields. (Refer to section 8 for more information on preparation with the microassembler.

When you are ready to microassemble from the system LS tracks, the microassembler may be scheduled and used following the procedures outlined in section 9 of this manual. Control commands, error messages, etc., are described in section 9. Psuedo-microinstructions, etc., that you will need when preparing your source are described in section 8. The microassembled object will be placed in an RTE file you designate by the \$CODE command and will be ready to be accessed and loaded into WCS. Information on WCS support software use (for moving your microprogram into WCS or out of WCS) may be found in section 11 in this manual.

In addition to the examples included in this section you may be interested in the microprogrammable algorithms appearing in three other reference manuals:

- Computer Approximations.
- The ACM Manual (Association of Computer Manufacturers).
- Art of Computer Programming, Volume III.

14-1. WCS INITIALIZATION

WCS boards must be initialized (i.e., be assigned subchannel base addresses) for the transfer of microprogram object code to the boards. WCS initialization is required whenever the RTE system is booted up. Complete information required to write WCS initialization programs is given in the Driver DVR36 manual.

The WCS boards can be initialized and controlled by the FMGR CN command as follows:

CN, lu, n [,ba]

where:

lu = a WCS LU number;

n = 1 = assign base address to WCS LU;

n = 2 = enable WCS LU;

n = 3 = disable WCS LU;

n = 4 = down WCS LU;

ba = base address to be assigned to WCS LU.

For example, to initialize and enable a 1K WCS board having LU number 11 and 12, the following sequence of CN commands could be used:

CN,11,1,34000B CN,11,2 CN,12,1,35000B CN,12,2

If the above command sequence were going to be used frequently, it could be set up as a TR (transfer) file and saved for later execution. Refer to the Batch-Spool Monitor Reference Manual for information on TR files.

14-2. MICROPROGRAMMING WITH MDE

The following three console run sheets provide examples of interactive sessions that illustrate the simplicity of using the Microdebug Editor program (MDEP). In the first console run sheet you use MDEP to prepare and execute a single-statement "microprogram" that simply decrements the A-register. Next, MDEP is used to prepare and execute a microprogram that performs a logical "and" on two octal numbers. This example illustrates the use of the READ and WRTE micro-orders. The MDE commands used in these examples are: LU, REplace, SEt, RUn, SHow, PR, EXit, and Abort. (Refer to section 10 for details on the MDE commands.) Note that the Abort (A) command only terminates another MDE command and does not terminate MDEP. Note also that these miniature "microprograms" are executable by MDEP without apparent microassembly.

If you did not attend the HP RTE microprogramming course, you may find it helpful to use these examples (following the run sheets step-by-step) as exercises for becoming familiar with MDEP. Make sure to initialize your WCS board(s) and use LU numbers appropriate for your computer installation. All operator entries are underlined in all examples.

EXAMPLE 1: DECREMENT A REGISTER, CONSOLE RUN SHEET

*ON, FMGR :RU, MDEP COMPUTER TYPE: 1=21MX,2=21MX E-SERIES TYPE(1 OR 2)?2 (NOTE: 2 IS THE RESPONSE FOR F-SERIES ALSO.) **SLU,1**3 LU# RANGE STATUS 13 034000--034777 1 \$<u>RE,34000B</u> 34000 STFL CNTR LGS NAND **S** 1 SSREAD, RTN, DEC, A, A 34000 READ RTN DEC Α Α \$\$/ SE,A = Ø Α = Ø Α Α Ŧ 12345B = 12345 Α = A A \$RU, 105600B RETURN= P+01 \$<u>SE,A</u> = 12344 Α Α = 12344 Α = A **SEX** SEND MDEP :EX \$END FMGR

Microprograms

EXAMPLE 2: READ/WRITE MEMORY, CONSOLE RUN SHEET (Sheet 1 of 2)

*ON, FMGR : RU, MDEP COMPUTER TYPE: 1=21MX,2=21MX E-SERIES TYPE(1 OR 2)?2 **SLU, 13** LU# RANGE STATUS 13 034000--034777 1 \$RE, 340008, 34003B S3 LGS XOR 34000 х SSREAD, NOP, PASS, L, A 34000 READ PASS L Α \$\$/ CNTR 34001 STFL CMPS A \$\$NOP, NOP, AND, S1, TAB TAB 34001 AND **S**1 \$\$/ STFL PASS 34002 S I S11 \$\$WRTE, MPCK, PASS, TAB, S1 34002 WRTE MPCK PASS TAB S 1 \$\$/ 34003 SRGI CMPS MEU \$\$READ, RTN, INC, PNM, P 34003 READ RTN INC PNM Ρ \$\$<u>A</u> \$SH, 34000B, 34003B PASS L 34000 READ А 34001 AND S I TAB WRTE MPCK PASS TAB **S** 1 34002 34003 Ρ READ RTN INC PNM SE,AA = Ø

 $\begin{array}{rcl} A & = & \emptyset \\ A & = & \frac{377B}{377} \\ A & = & \frac{A}{377} \end{array}$

EXAMPLE 2: READ/WRITE MEMORY, CONSOLE RUN SHEET (Sheet 2 of 2)

\$PR P+01= RETURN P+02= RETURN P+03= RETURN P+Ø4= RETURN P+05= RETURN P+06= RETURN P+07= RETURN P+08= RETURN P+09= RETURN P+10= RETURN P+01= RETURN P+01= 52525B P+Ø1= 52525 P+01=A\$RU, 105600B RETURN= P+02 <u>\$PR</u> P+Ø1= 125 P+02= RETURN P+03= RETURN P+Ø4= RETURN P+05= RETURN P+06= RETURN P+07= RETURN P+Ø8= RETURN P+09= RETURN P+10= RETURN P + 01 = 125P+Ø1= A \$EX \$END MDEP :EX \$END FMGR

14-3. SHELL SORT EXAMPLE

This example illustrates a microprogrammed Shell sort technique which performs a sort of numeric data (assumed to be in a disc file). The theory of the technique is described in the reference material that is mentioned at the beginning of this section. The example illustrates the benefits of microprogramming a typical program that may be used repeatedly in a particular application. Included here are a FORTRAN program used to input the numbers to be sorted, list them (if so desired), and call a sort program. An Assembly language program is called to interface to a microprogram which performs the actual Shell sort.

Figure 14-1 is a flowchart that explains the microprogram. Annotated console run sheets are included that can be used to perform this same example in a step-by-step manner. The fully commented microprogram that performs the sort is included immediately after the console run sheets. Note that the Microdebug Editor is used to examine the progress of the sort.

Microprograms

When confidence in the ability of the microprogram to perform the sort is established, an application FORTRAN program is run (SRTST; which times the difference between the Assembler sort and the microprogrammed sort). The timing is accomplished in addition to the tasks already performed by the previously run test program.

The Assembly language program that runs the Shell sort (in competition with the microprogrammed version) is shown just before the console run sheet. Use the run sheet as an example to perform the execution and timing of the sort.

EXAMPLE 3: SHELL SORT, FORTRAN TEST PROGRAM

PAGE 0001 FTN4 - RELEASE 24177C - JULY, 1972 0001 FTN4,L 0002 PROGRAM SRTST INTEGER P(5), CONS, PRINT, IDCB(144), NAME(3), IBUF(128) 0003 0004 INTEGER TABLE(125) 0005 EQUIVALENCE (CONS,P(1)), (NMBR,P(2)), (PRINT,P(3)) 0006 DATA NAME/2HN5,2H00,2H0 / 0007 С C GET RUN PARAMETERS 0008 CALL RMPAR(P) 0009 0010 С C READ UNSORTED ELEMENTS FROM FILE N5000 0011 CALL OPEN (IDC8, IERR, NAME) 2100 0013 DO 10 J=1.NMBR/125 0014 CALL READF (IDCB, IERR, IBUF) 0015 DO 20 I=1,125 0016 20 TABLE((J-1)*125 + I) = IBUF(I)0017 10 CONTINUE 0018 С C LIST UNSORTED ELEMENTS ? 0019 0020 IF (PRINT) 30,40,30 30 WRITE (CONS,100) (TABLE(I),I=1,NMBR) 1500 0022 100 FORMAT (/,(10@7)) 0023 С 0024 C USE MDES TO INITIALIZE WCS CALL MDES (CONS) 0025 40 9200 С C INDICATE START OF SORT 0027 8500 WRITE (CONS,200) 0029 200 FORMAT (/," START OF SORT") 0030 С 0031 C EXECUTE SORT CALL SORT (NMBR, TABLE) 0032 0033 С C INDICATE END OF SORT 0034 0035 WRITE (CONS, 300) 0036 300 FORMAT (/," END OF SORT") 0037 С 0038 C LIST SORTED ELEMENTS ? 0039 IF (PRINT) 50,60,50 WRITE (CONS,100) (TABLE(I), I=1, NMBR) 0040 50 0041 С 0042 C COMPLETE DEBUG OPERATIONS C I.E. CLEAR BREAKPOINTS, ETC. 0043 CALL MDES (CONS) 0044 60 0045 CALL CLOSE (IDCB) 0046 **FND** PROGRAM = 00587** NO ERRORS* COMMON = 0000014-6

EXAMPLE 3: SHELL SORT, TEST ASSEMBLER INTERFACE

PAGE 0002 #01

0001			ASMB+L	-		
0002	00000			NAM	12.1.7	
0003*						
0004*			S	DRT	INTERFACE	PROGRAM
0005*						
0006				ENT	SORT	
0007					.ENTR	
0008	00000	000000	NMBR	BSS	• = • • • •	
0009		000000	TABLE		-	
0010	· · ·	000000	SORT	NOP	•	
0011		016001X	3001		.ENTR	GET PARAMETERS
0012	_	000000R		DEF	• • • • • • •	OCT PARAMETERS
0012	00004	000000		UCI	MMDR	
0013-	00005	1620000		1.0.4		A = NUMBER OF ELEMENTS
		162000R		_	NMBR • I	
0015	00006	066001R		LDB	TABLE	B = ADDRESS OF FIRST ELEMENT
0016	00007	000040		CLE		E = 0 = INITIAL ENTRY
0017	00010	105600		OCT	105600	INVOKE SORT MICROPROGRAM
0018*						
0019	00011	126002R		JMP	SORT,I	
0020				END		
44 N	O ERRO	RS #TOTA	L ##RT	E AS	MB 750420	**





Figure 14-1. Example 3, Microprogrammed Shell Sort Flowchart

EXAMPLE 3: SHELL SORT; TEST, CONSOLE RUN SHEET (Sheet 1 of 2)

*ON, FMGR :RU,EDITR CREATE MICROPROGRAM SOURCE FILE SOURCE FILE? /Δ EOF /T;10,15,20,25,30,40 ← SET TABS FOR MICROINSTRUCTION FORMAT / MICMXE,L;;;;;21MX E-SERIES OR F-SERIES / \$CODE='M2.'E,REPLACE;;0BJECT TO DISC BODY OF USER SELECTED MICROPROGRAM OBJECT FILENAME MICROPROGRAM /ELC&M2.IE + USER SELECTED MICROPROGRAM SOURCE FILENAME LS FILE 2 41 END OF EDIT MICROASSEMBLE MICROPROGRAM :RU, MICRO, 2 /MICRO: END :RU, SRTST, 1, 5, 1 CONSOLE LU, NUMBER OF DATA, LIST FLAG (1=LIST) Ø1644Ø 136075 Ø16336 152742 Ø23501 -UNSORTED DATA COMPUTER TYPE: 1=21MX, 2=21MX E-SERIES TYPE(1 OR 2)?2 \$LU,13 LU# RANGE STATUS 13 034000--034777 1 &LD, 'M2.1E 🖛 USE FILENAME IN SCODE STATEMENT SLC, 34600B, 34417B SER, 34052B, 34072B LOCATE MDE BREAKPOINT MICROPROGRAM, AND BREAK 1 34052 PROVIDE AN UNUSED ENTRY POINT FOR MDE USE, BREAK 2 34072 BEFORE SETTING BREAKPOINTS BREAK 3 Ø \$EX SET BREAKPOINT IN SWAP MICROINSTRUCTIONS, AND SET BREAKPOINT AT END OF ONE COMPLETE PASS START OF SORT BREAK 34052 🔶 BREAKPOINT IN SWAP MICROINSTRUCTIONS \$SE,L,S6 = 16440 = 16336 L S6 ELEMENTS BEING SWAPPED = 16440 L = <u>A</u> L \$RU BREAK 34072 AFTER BREAKING AT END OF PASS, \$CL,34072B REMOVE END OF PASS BREAKPOINT BREAK 1 34052 BREAK 2 Ø BREAK 3 Ø <u>\$RU</u>

Microprograms



EXAMPLE 3: SHELL SORT; TEST, CONSOLE RUN SHEET (Sheet 2 of 2)

EXAMPLE 3: SHELL SORT, MICROPROGRAM (Sheet 1 of 3)

PAGE 0002 RTE MICRO-ASSEMBLER REV.A 760805

0001	MICMXE •L
0002	SCODE= M2.1E, REPLACE
0003	ORG 34000B
0 0 0 4	********
0005	* *
0006	* LAB 2.1 MICROPROGRAM *
0007	* *
0008	* THIS MICROPROGRAM SORTS AN INTEGER ARRAY INTO *
0009	* ASCENDING ORDER USING THE DIMINISHING INCREMENT *
0010	<pre>* TECHNIQUE (I.E. SHELL SORT).</pre>
0011	* REF: ART OF COMPUTER PROGRAMMING, VOL 3. *
0012	* *
0013	* CALLING SEQUENCE *
0014	* LDA NMBR + NUMBER OF SORT ELEMENTS *
0015	LDB TABLE ADDRESS OF FIRST ELEMENT *
0016	* CLE E=(0=INITIAL ENTRY, *
0017	<pre>* 1=RETURN FROM INTERRUPT) *</pre>
0018	* OCT 105600 INVOKE SORT MICROPROGRAM *
0019	* *
0020	* AT END *
0021	 CONTENTS OF TABLE SORTED
0022	* A,B UNALTERED E,O MAY BE ALTERED X,Y ALTERED *
0023	* *
0024	* NOTE *
0025	* IN THE FOLLOWING COMMENTS, I AND J ARE THE TWO *
0026	* SORT ELEMENTS BEING COMPARED *
0027	<pre>* (I.E. ARE THE COMPARANDS) *</pre>
0028	* *
0029	*****
0030	HORI EQU 6B
0031 34000 327 001007	JMP SORT SAVE ENT POINTS
0032	ALGN
0033	·····································
0034	* SAVE M (NEXT INSTRUCTION ADDRESS) IN S11 *
0035	***************************************
0036 34020 010 033507 0037	
0037	INGTR ADDR
0039	* RETURNING FROM INTERRUPT ? (E=1?) * *******
0039	
0040 34021 334 103042	JMP CNDX E INTRTN YES, USE INTRTN **********
0042	* NUMBER OF ELEMENTS < 0 ? (Y=A, Y <o?) *<="" td=""></o?)>
0043	* NUMBER OF ELEMENIS < 0 ; (T=A+ T<0;) *
0044 34022 010 007647	
	$\mathbf{Y} \mathbf{A} \qquad \mathbf{Y} = \mathbf{A}$
0045 34023 327 103602	Y A Y = A JMP CNDX AL15 EXIT Y<0 ? YES• EXIT

EXAMPLE 3: SHELL SORT, MICROPROGRAM (Sheet 2 of 3)

PAGE 0003 RTE MICRO-ASSEMBLER REV.A 760805

0047				***************************************
0048				* SET Y TO DISTANCE BETWEEN COMPARANDS (Y=Y/2) *
0049				***************************************
	34024	010	073664	SETY R1 Y Y Y = $Y/2$
0051				*****
0052				* DISTANCE = 0 ? (Y=0?) *
0053				***
	34025		072747	Y
	34026	320	003602	JMP CNDX ALZ EXIT Y≖0 ? YES, EXIT
0056				***
0057				* PLACE NUMBER OF COMPARES IN S3 (S3=A-Y) *
0058				* FORM ADDRESS OF I IN P (P=B) *
0059				<pre># FORM ADDRESS OF J IN S4 (S4=B+Y) *</pre>
0060				* INITIALIZE SWAP INDICATOR (0=0) *
0061				*** *** *** *** **** *** *** *** **** ****
0062	34027	010	072507	STRTPASS L Y
0063	34030	004	107107	SUB S3 A S3 = COMPARES
0064	34031	010	011707	P B P ≖ ADDR OF I
0065	34032	003	011153	$COV ADD S4 B S4 = ADDR OF J_{P}$
0066				* O=0
0067				***********
0068				* READ I INTO L. UPDATE ADDRESS OF I (P=P+1) *
0069				* SAVE ADDRESS OF OLD I (S5=M) *
0070				******
	34033	227	174707	COMPARE READ INC PNM P READ I, UPDATE P
	34034		033207	S5 M S5 = ADDR OF I
	34035		000507	L TAB $L = I$
0074	51000	010		***
0075				* READ J INTO S6 *
0075				* READ J INTO S6 * *
0076				* UPDATE ADDRESS OF J (S4=M+1) *
0076 0077	34036	230	046647	* UPDATE ADDRESS OF J (S4=M+1) * ********************
0076 0077 0078	34036		046647	* UPDATE ADDRESS OF J (S4=M+1) * ***********************************
0076 0077 0078 0079	34037	007	133147	* UPDATE ADDRESS OF J (S4=M+1) * ***********************************
0076 0077 0078 0079 0080		007		* UPDATE ADDRESS OF J (S4=M+1) * ***********************************
0076 0077 0078 0079 0080 0081	34037	007	133147	* UPDATE ADDRESS OF J (S4=M+1) * ***********************************
0076 0077 0078 0079 0080 0081 0082	34037	007	133147	<pre># UPDATE ADDRESS OF J (S4=M+1) # ###################################</pre>
0076 0077 0078 0079 0080 0081 0082 0083	34037 34040	007 010	133147 001247	<pre># UPDATE ADDRESS OF J (S4=M+1) # ###################################</pre>
0076 0077 0078 0079 0080 0081 0082 0083 0084	34037 34040 34041	007 010 014	133147 001247 152747	<pre># UPDATE ADDRESS OF J (S4=M+1) # ###################################</pre>
0076 0077 0078 0079 0080 0081 0082 0083 0084 0085	34037 34040 34041 34042	007 010 014 327	133147 001247 152747 142302	<pre># UPDATE ADDRESS OF J (S4=M+1) # ###################################</pre>
0076 0077 0078 0079 0080 0081 0082 0083 0084 0085 0086	34037 34040 34041 34042 34043	007 010 014 327 012	133147 001247 152747 142302 136747	* UPDATE ADDRESS OF J (S4=M+1) * READ M S4 READ J INC S4 M S4 = NEXT J ADDR S6 TAB S6 = J ************************************
0076 0077 0078 0079 0080 0081 0082 0083 0084 0085 0086 0087	34037 34040 34041 34042 34043 34044	007 010 014 327 012 327	133147 001247 152747 142302 136747 102602	* UPDATE ADDRESS OF J (S4=M+1) * READ M S4 READ J INC S4 M S4 = NEXT J ADDR S6 TAB S6 = J ************************************
0076 0077 0078 0079 0080 0081 0082 0083 0084 0085 0086 0087 0088	34037 34040 34041 34042 34043 34044 34045	007 010 014 327 012 327 327	133147 001247 152747 142302 136747 102602 002407	<pre>* UPDATE ADDRESS OF J (S4=M+1) * ***********************************</pre>
0076 0077 0078 0079 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089	34037 34040 34041 34042 34043 34044 34045 34046	007 010 014 327 012 327 327 004	133147 001247 152747 142302 136747 102602 002407 152747	<pre>* UPDATE ADDRESS OF J (S4=M+1) * ***********************************</pre>
0076 0077 0078 0080 0081 0082 0083 0084 0085 0086 0087 0088 0088 0089 0090	34037 34040 34041 34042 34043 34044 34045	007 010 014 327 012 327 327 004	133147 001247 152747 142302 136747 102602 002407	<pre>* UPDATE ADDRESS OF J (S4=M+1) * ***********************************</pre>
0076 0077 0078 0080 0081 0082 0083 0084 0085 0086 0085 0086 0087 0088 0089 0090	34037 34040 34041 34042 34043 34044 34045 34046	007 010 014 327 012 327 327 004	133147 001247 152747 142302 136747 102602 002407 152747	* UPDATE ADDRESS OF J (S4=M+1) * READ M S4 READ J INC S4 M S4 = NEXT J ADDR S6 TAB S6 = J ************************************
0076 0077 0078 0080 0081 0082 0083 0084 0085 0086 0085 0086 0087 0088 0089 0090 0091 0092	34037 34040 34041 34042 34043 34044 34045 34046	007 010 014 327 012 327 327 004	133147 001247 152747 142302 136747 102602 002407 152747	<pre>* UPDATE ADDRESS OF J (S4=M+1) * READ M S4 READ J INC S4 M S4 = NEXT J ADDR S6 TAB S6 = J ***********************************</pre>
0076 0077 0078 0080 0081 0082 0083 0084 0085 0086 0087 0088 0088 0089 0090 0091 0092 0093	34037 34040 34041 34042 34043 34044 34045 34046	007 010 014 327 012 327 327 004	133147 001247 152747 142302 136747 102602 002407 152747	* UPDATE ADDRESS OF J (S4=M+1) * READ M S4 READ J INC S4 M S4 = NEXT J ADDR S6 TAB S6 = J ***********************************
0076 0077 0078 0080 0081 0082 0083 0084 0085 0086 0087 0088 0087 0088 0089 0091 0092 0093 0094	34037 34040 34041 34042 34043 34044 34045 34046	007 010 014 327 012 327 327 004	133147 001247 152747 142302 136747 102602 002407 152747	<pre>* UPDATE ADDRESS OF J (S4=M+1) *</pre>
0076 0077 0078 0080 0081 0082 0083 0084 0085 0086 0087 0088 0087 0088 0089 0091 0092 0093 0094 0095	34037 34040 34041 34042 34043 34044 34045 34046 34046 34047	007 010 014 327 012 327 327 004	133147 001247 152747 142302 136747 102602 002407 152747	* UPDATE ADDRESS OF J (S4=M+1) * READ M S4 READ J INC S4 M S4 = NEXT J ADDR S6 TAB S6 = J ************************************
0076 0077 0078 0080 0081 0082 0083 0084 0085 0086 0087 0088 0087 0088 0089 0091 0092 0093 0094 0095	34037 34040 34041 34042 34043 34044 34045 34046	007 010 014 327 012 327 327 004 327	133147 001247 152747 142302 136747 102602 002407 152747	<pre>* UPDATE ADDRESS OF J (S4=M+1) *</pre>
0076 0077 0078 0080 0081 0082 0083 0084 0085 0086 0087 0088 0087 0088 0089 0091 0092 0093 0094 0095 0096	34037 34040 34041 34042 34043 34044 34045 34046 34046 34047	007 010 014 327 012 327 327 004 327	133147 001247 152747 142302 136747 102602 002407 152747 142602	* UPDATE ADDRESS OF J (S4=M+1) * READ M S4 READ J INC S4 M S4 = NEXT J ADDR S6 TAB S6 = J ************************************
0076 0077 0078 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 0091 0092 0093 0094 0095 0096 0097	34037 34040 34041 34042 34043 34044 34045 34046 34046 34047	007 010 014 327 012 327 327 004 327 012 210	133147 001247 152747 142302 136747 102602 002407 152747 142602 137307	* UPDATE ADDRESS OF J (S4=M+1) * READ M S4 READ J INC S4 M S4 = NEXT J ADDR S6 TAB S6 = J ************************************
0076 0077 0078 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 0091 0092 0093 0094 0095 0096 0097 0098	34037 34040 34041 34042 34043 34044 34045 34046 34046 34047 34050 34050 34051	007 010 014 327 012 327 327 004 327 012 210 007	133147 001247 152747 142302 136747 102602 002407 152747 142602 137307 054036	* UPDATE ADDRESS OF J (S4=M+1) * READ M S4 READ J INC S4 M S4 = NEXT J ADDR S6 TAB S6 = J ************************************
0076 0077 0078 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 0091 0092 0093 0094 0095 0096 0097 0098	34037 34040 34041 34042 34043 34044 34045 34046 34046 34047 34050 34051 34052	007 010 014 327 012 327 327 004 327 012 210 007	133147 001247 152747 142302 136747 102602 002407 152747 142602 137307 054036 150654	* UPDATE ADDRESS OF J (S4=M+1) * READ M S4 READ J INC S4 M S4 = NEXT J ADDR S6 TAB S6 = J ************************************

EXAMPLE 3: SHELL SORT, MICROPROGRAM (Sheet 3 of 3)

PAGE	0004 RT	E MICR	O-ASSEN	BLER REV	.A 76	0818					
0102			,	******	****	****	*				
0103				ANY INT							
0104				* * * * * * * * *							
	34054	323 14			JMP	CNDX		RJS	ENDCHK		CHK PASS
0106									******	* * * * * *	
0107				SAVE P						*	
0108							URN 1	INDICA	TOR $(E=1)$	*	
0109				* FIX P (,					
0110									RUPT CODE)		
0111					****	*****	****				
	34055	010 07		INTEXIT	T		1.0	X	P		EXT I ADDR
-	34056	342 00			IMM		LOW	TRCM	200B		6)=lllu=ELA . SET E
	34057	011 13				SRG1	ONE	D	c 1 1	FIX P	
	34060	010 06			1.10			Р	S11		O BASE SET
0117	34061	320 00	10207	*	JMP				EORI		ERRUPT CODE
0118			,	* * * * * * * * *	****	*****	*****	*****	********		
0119									[N P (Y=X)]		*
0120									LN S4 (S4=1)	2 + Y)	*
0121			,	* RESTORE	SHIM!	SER OF	COMI	DARFS	IN S3 (S3=	=++++++++++++++++++++++++++++++++++++++	4) *
0122			,	********	*****	*****	****	*****	*******	*****	****
	34062	010 07		INTRTN				Р	x		EXT I ADDR
	34063	010 07						Ĺ	Y	•	
	34064	003 07					ADD	5 4	- P	S4 =	NEXT J ADDE
0126	34065	010 00						L	Ā		
0127	34066	003 01					ADD	S 3	L	S3 =	B+A
0128	34067	010 04	46507					Ĺ			
0129	34070	004 14	i51 07				SUB	SJ	S3	S3 =	(B+A) - S4 =
0130	34071	327 00	03547		JMP				*+2	COM	PARES
0131									* * * * * * * * * *		
0132									53 NOT = 0?		
0133				* * * * * * * * * *	****	* * * * * *	****	* * * * * *	* * * * * * * * * *	* * *	
	34072	000 04	15107	ENDCHK			υEC	53	53	ACRE	COMPARES ?
0135	34073	320 04	1542		JMP	CNDX	ALZ	RJS	COMPARE	YES	, DO NEXT
0136				* * * * * * * * *	****	* * * * * *	****	****	*******	* * * * * *	* * * * * * * *
0137				* ANY COM	1PARA	NDS SV	APPE	D DUR	ING THIS P.	ASS ?	(0=1?) *
0138				******	* * * * *	* * * * * *	****	* * * * *	******	* * * * * *	******
0139	34074	335 10	01342		JMP	CNDX	OVEL		STRTPASS	YES	, REDO PASS
	34075	327 U(JMP				SETY		NEXT PASS
0141									******		
0142				* START N	NEXT	INSTRU	JCTIO	A FETO	CH, EXIT *		
0143									******		
	34076	227 16	64700	EXIT	READ	RTN	INC	PNN	S11		NEXT
0145		0			END					INS	TR FETCH
END	OF PASS	2: NO	ERRORS								

EXAMPLE 3: SHELL SORT, APPLICATION PROGRAM

PAGE 0001 FTN4 - RELEASE 24177C - JULY, 1972 0001 FTN4.L 2000 PROGRAM SRTST 0003 INTEGER P(5), CONS, PRINT, IDCB(144), NAME(3), IBUF(128) 0004 INTEGER TABLE(125) 0005 EQUIVALENCE (CONS,P(1)), (NMBR,P(2)), (PRINT,P(3)) 0006 DATA NAME/2HN5,2H00,2H0 / 0007 С 0008 C GET RUN PARAMETERS 0009 CALL RMPAR(P) С 0010 0011 C READ UNSORTED ELEMENTS FROM FILE N5000 2100 CALL OPEN (IDCB, IERR, NAME) 0013 DO 10 J=1,NMBR/125 CALL READF (IDCB, IERR, IBUF) 0014 0015 DO 20 I=1.125 0016 20 TABLE((J-1)*125 + I) = IBUF(I)0017 10 CONTINUE 0018 C 0019 C LIST UNSORTED ELEMENTS ? 0020 IF (PRINT) 30,40,30 WRITE (CONS,100) (TABLE(I), I=1, NMBR) 0021 30 0055 100 FORMAT (/+(10@7)) 0023 C 0024 C USE MDES TO INITIALIZE WCS CALL MDES (CONS) 0025 40 0026 С C INDICATE START OF SORT 0027 8500 WRITE (CONS,200) 0029 200 FORMAT (/," START OF SORT") 0030 C 0031 C EXECUTE SORT 0032 CALL SORT (NMBR, TABLE) 0033 C 0034 C INDICATE END OF SORT WRITE (CONS, 300) 0035 0036 300 FORMAT (/," END OF SORT") 0037 C 0038 C LIST SORTED ELEMENTS ? 0039 IF (PRINT) 50,60,50 0040 50 WRITE (CONS+100) (TABLE(I)+I=1+NMBR) 0041 С 0042 C COMPLETE DEBUG OPERATIONS 0043 C I.E. CLEAR BREAKPOINTS, ETC. 0044 60 CALL MDES (CONS) CALL CLOSE (IDCB) 0045 0046 END

** NO ERRORS* PROGRAM = 00587 COMMON = 00000

EXAMPLE 3: SHELL SORT, ASSEMBLER SORT (Sheet 1 of 2)

PAGE 0002 #01


0001 ASMB .L NAM ASORT.7 00000 2000 0004* * 0005* LAB 2.2 ASSEMBLER SORT * 0006* 0007* THIS ASSEMBLER PROGRAM SORTS AN INTEGER ARRAY INTO * 0008* ASCENDING ORDER USING THE DIMINISHING INCREMENT # 0009* TECHNIQUE (I.E. SHELL SORT). ø 0010* REF: ART OF COMPUTER PROGRAMMING, VOL 3. 0011* 0012* CALLING SEQUENCE 0013* + NUMBER OF SORT ELEMENTS LDA NMBR ADDRESS OF FIRST ELEMENT 0014* LDB TABLE ø 0015* NOT REQUIRED FOR THIS PROGRAM, ø CLE 0016* INCLUDED FOR COMPATIRILITY WITH * 0017* THE MICPOPROGRAM CALL 8 0018* JSB SORT INVOKE SORT ASSEMBLER PROGRAM 4 0019# ø 0020* AT END ø ¢1500 CONTENTS OF TABLE SORTED 4 *****2500 O MAY BE ALTERED A.B.X.Y.E ALTERED ø 0023* * 0024* NOTE 0025* IN THE FOLLOWING COMMENTS, I AND J ARE THE TWO ¢ SORT ELEMENTS BEING COMPARED 0026* * 0027* (I.E. ARE THE COMPARANDS) 4 0028* ø ENT SORT 0030 EXT .ENTR 0031

EXAMPLE 3: SHELL SORT, ASSEMBLER SORT (Sheet 2 of 2)

PAGE 0003 #01

0033 0000 00000 NHRH BSS 1 0035 00002 00000 SORT NOP 0036 00003 016001X JSB ENTR GET PARAMETERS 0037 00004 00000R DEF NHRR 0038 00005 162000R DEA NHRR.I A = NUMREP OF ELEMENTS A < 0 ? 0040 00007 126002R JMP SORT.I VES. KIT 0041 00010 001100 SETY ARS 0043 00012 126002R JMP SORT.I VES. KIT 0044 00013 072057R STA DSTNC DSTNC = "Y" = 0 ? 0046 00015 162002R JMP SORT.I VES. SORT DONE. EXIT 0044 00013 072057R STA DSTNC DSTNC = "Y" = 0 JSTANCE BETWEEN "I" & "J" 0046 00015 166000R LDA NHRR.I 0045 00017 046057R ADB DSTNC TO NUMBER 0046 00012 076060R STB CNTR OF COMPARES 0051 00020 0760660 STB CNTR OF COMPARES 0050 00021 066001R LDB NHRLI 0055 00021 076060R STB PTR I 0055 00021 07607R ADB DSTNC OF COMPARES 0050 00021 076060R STB PTR I 0055 00021 076060R STB PTR I 0055 00021 076060R STB PTR I 0055 00021 07607R STA JPTR JPTR = ADDRESS OF "J" 0055 00027 02021 SSA.RSS I 0057 00030 02603F JMP SUR YES. SUBTRACT 0059 00031 162061R LDB 17811 0059 00031 162061R LDB ITTR.I 0059 00031 026047R JMP SUR YES. SUBTRACT 0059 00031 162061R LDB ITTR.I 0059 00031 162061R JMP ENDCH YES. DON'T SWAP 0061 00030 1626047R JMP SUR YES. SUBTRACT 0059 00031 162061R JMP ENDCH YES. DON'T SWAP 0066 00041 026047R JMP ENDCH YES. DON'T SWAP 0066 00041 026047R JMP ENDCH YES. NON, DON'T SWAP 0067 00042 10201 SWAP STO 0060 00030 16407R JMP ENDCH YES. DON'T SWAP 0066 00044 1626047R JMP ENDCH STB IPTR.I 0070 0045 172067R JMP STTP YES.REPEAT PASS 0077 00052 02607A JFTR.I 0071 0046 176061R STB IPTR.I 0071 0050 036067R ISZ JPTR 0073 0055 02607R JMP STTP YES.REPEAT PASS 0077 0055 02607R JMP STTP YES.REPEAT PASS 0077 00055 02607R JMP STTP YES.REPEAT PASS 0077 00055 02607R JMP STTP YES.REPEAT PASS 0							
0033 00003 010001 JSR _ENTR GET PARAMETERS 0033 00004 0000000R DEF NHBR A = NUMBEP OF ELEMENTS 0033 00006 00200 SSA A < 0?	0033	00000	000000	NMBR	BSS	1	
0033 00003 014001X JSR _ENTR GET PARAMETERS 0033 00004 00000R DEF NNBR A < 0 ?	0034	00001	000000	TABLE	BSS	1	
0037 00004 00000 R DEF NMBR 0038 00005 162000 LDA NMBR.I A = NUMBEP OF ELEMENTS 0040 00006 02020 SSA A < 0 ? VES. EXIT 0041 00010 001100 SETY ARS 0042 00011 02003 SZA.RSS 0042 00011 02003 SZA.RSS 0043 00112 12602R JMP SORT.I 0044 00013 072057P STA DSTNC 0045 00015 166002R LDF NMBR.I 0046 00015 166002R LDF NMBR.I 0047 00016 007004 CMM.INB 0048 00017 046057R ADE DSTNC 0051 0022 0766160 STH E VIR 0052 0022 076616 STH LDF NMBR.I 0053 0022 076616 STH JPTR.I 0054 0025 162061R COMPR LDA IPTR.I 0055 0022 0220 SSA 0057 00030 026032 SSA.RSS 0057 00330 1626047R JMP SUR 0058 0032 16261R COMPR LDA IPTR.I 0059 0032 02202 SSA 0057 00330 1626047R JMP SUR 0059 0033 026047R JMP SUR 0059 0033 026047R JMP SUR 0050 0033 026047R JMP SUR 0050 0033 026047R JMP SUR 0051 00030 1626047R JMP SUR 0052 0033 1626047R JMP SUR 0053 0034 026022 SSA 0057 0033 026047R JMP SUR 0054 0035 162061R SUR JDA IPTR.I 0055 0040 02022 SSA 0057 0033 026047R JMP SUR 0054 0043 1626041R LDA IPTR.I 0055 0044 02602R STR 0054 0043 1626041R LDA IPTR.I 0055 0044 02602R STR 0054 0043 1626041R LDA IPTR.I 0055 0044 02602R STR 0054 0043 1626041R LDA IPTR.I 0055 0044 02602R STR 0055 0044 02602R STR 0056 0044 166060R STR 0057 00030 162602R STR 0057 00031 1626041 SWAP 005 STR 0066 0043 1626041R LDA IPTR.I 0077 0045 17262R STA JPTR.I 0077 0045 036060R ISZ VTR 0077 0045 036060R ISZ VTR 0077 0045 026010 STNC STA 0077 0055 026057R JMP COMPR 0077 0045 026010 STNC STA 0077 0045 026010 STNC STA 007	0035	00002	000000	SORT	NOP		
0030 00005 162000R LDA NMRR+I A = NUMBEP OF ELEMENTS 0030 00007 126002R JMP SORT,I YES, EXIT 0041 00010 001100 SETY ARS "Y" = "Y"/2 (SEE SORT MICROPROGRAM) 0042 00011 02003 SZA+RSS "Y" = 0? 0044 00012 126002R JMP SORT,I YES, SORT DONE, EXIT 0044 00012 126002R JMP SORT,I YES, SORT DONE, EXIT 0044 00012 126002R JMP SORT,I YES, SORT DONE, EXIT 0044 0012 076060R LDR NMRH,I CULAR SWAP INDICATOR 0045 00117 046057R ADB DSTNC OF COMPARES 0051 00022 076061R STH JPTR JPTR = ADDRESS OF "J" 0055 00026 12206R XGP JPTR,I A = "I" XOR "J" 0055 00027 02021 SSA+SS SAME SIGNS ? 0056 00027 02021 SSA+SS SAME SIGNS ? 0057 00203 02603R JMP SUNCH YES, SUBTRACT 0058 00031 <t< td=""><td>0036</td><td>00003</td><td>016001X</td><td></td><td>JS8</td><td>ENTR</td><td>GET PARAMETERS</td></t<>	0036	00003	016001X		JS8	ENTR	GET PARAMETERS
00096 00066 00202 SSA X < 0.2	0037	00004	000000R		DEF	NMBR	
0040 00007 126002R JMP SORT,I YES, EXIT 0041 00010 00110 SIA, #SS "Y" = 0? 0043 00012 126002R JMP SORT,I YES, SORT DONE, EXIT 0044 00012 126002R JMP SORT,I YES, SORT DONE, EXIT 0044 00012 126002R JMP SORT,I YES, SORT DONE, EXIT 0044 00012 02607F SITA DSINC DSINC = "Y" = DISTANCE BETWEEN "I" & "J" 0045 00116 00106 CLB NMBRI,I SET 0044 00101 016607R ADB DSINC TO NUMRER 0051 00022 076061R SIT JPTR JPTP = ADDRESS OF "J" 0055 00024 076062R SIT JPTR JPTP = ADDRESS OF "J" 0055 00026 12067R AGP JPTR JPTP = ADDRESS OF "J" 0055 00027 02601R CMP PTR-I A = "I" XOR "J" 0055 00026 12062R XGP JPTR-I A = "I" XOR "J" 0057 00260 12062R XGP JPTR-I A = "I" XOR "J" 0056 00027 02021	0038	00005	162000R		LDA	NMBR • I	A = NUMBER OF ELEMENTS
0040 00007 126002R JMP SORT,I YES, EXIT 0041 00010 00110 SIA, #SS "Y" = 0? 0043 00012 126002R JMP SORT,I YES, SORT DONE, EXIT 0044 00012 126002R JMP SORT,I YES, SORT DONE, EXIT 0044 00012 126002R JMP SORT,I YES, SORT DONE, EXIT 0044 00012 02607F SITA DSINC DSINC = "Y" = DISTANCE BETWEEN "I" & "J" 0045 00116 00106 CLB NMBRI,I SET 0044 00101 016607R ADB DSINC TO NUMRER 0051 00022 076061R SIT JPTR JPTP = ADDRESS OF "J" 0055 00024 076062R SIT JPTR JPTP = ADDRESS OF "J" 0055 00026 12067R AGP JPTR JPTP = ADDRESS OF "J" 0055 00027 02601R CMP PTR-I A = "I" XOR "J" 0055 00026 12062R XGP JPTR-I A = "I" XOR "J" 0057 00260 12062R XGP JPTR-I A = "I" XOR "J" 0056 00027 02021	0039	00006	002020		SSA		A < 0 ?
0041 00011 002003 SIX ARS "Y" = "Y"/2 (SEE SORT MICROPROGRAM) 0042 00011 002003 SIX ARSS "Y" = 0? 0043 00012 12602R JMP SORT.I "Y" = 0? 0044 00013 072057P SIX ARSS "Y" = 0? 0045 00014 103101 STRTP CLO CLEAR SWAP INDICATOR 0046 00015 166000R LDH NMBR.I SET 0047 00016 007004 CMB,INR CNIR 0048 00017 046057R ADB DSINC TO NUMER 0051 00021 06600R SIE CNIR TD NUMER 0052 00022 07661R SIE NIR IPTR = ADDRESS OF "I" 0053 00023 046057R ADB DSINC JPTR = ADDRESS OF "J" 0054 00026 162062R SI JPTR.I A = "I" XOR "J" 0055 00026 162062R SA HSS SAME SIGNS ? 0055 00026 027002020 SA SA HSS SAME SIGNS ? 0056 00031 162061R LDA IPTR.I YES, SUBTRACT YES, SUBTRACT 0059 00032 162062R JMP SWA YES, SUBTRACT YES, SUBTRACT 0056	0040				JMP	SORTII	YES. EXIT
0042 00011 102003 SZA.PSS "Y" = 0 ? 0043 00012 126002R JMP SORTI YES, SORT DONE, EXIT 0044 00013 072057R STA DSTNC DSTNCC = "Y" = DISTANCE BETWEEN "I" & "J" 0045 00015 16600R LDH NMRR.I CLEAR SWAP INDICATOR 0044 00016 007004 CMB.NR CLEAR SWAP INDICATOR 0044 00017 046607R ADB DSTNC OF COMPARES 0051 00020 076060R STB UTR OF COMPARES 0051 00021 06601R LDB TABLE OF COMPARES 0053 00022 07606R STB UTR JPTR = ADDRESS OF "J" 0054 00026 162061R STA DSTNC OF COMPARES 0055 00027 002072 SSA.PSS SAME SIGNS ? 0055 00026 162061R JMP SWA YES, SUBTRACT 0057 00030 026035R JMP SWAP NO, SWAP 0067 00031 162061R JMP SWA YES, SUBTRACT 0059 00032 026047R JMP ENDCH	0041	00010	001100	SETY			
0043 00012 126002R JMP SORT.I YES, SORT DONE, EXIT 0044 00013 072057P STA DSTNC DSTNC = "Y" = DISTANCE BETWEEN "I" & "J" 0046 00015 166000R LDH NMBR.I SET CLEAR SWAP INDICATOR 0047 00016 07004 CMB.INB CNTR OF COMPARES 0049 00017 046057R ADB DSTNC TO NUMER 0051 00021 076060P STB CNTR OF COMPARES 0051 00022 076061R STB PTR JPTR = ADDRESS OF "I" 0053 00024 076062R STB JPTR JPTR = ADDRESS OF "J" 0054 00025 162062R STB JPTR JPTR = ADDRESS OF "J" 0055 00026 122062R XOR JPTR.I A = "I" XOR "J" 0055 00021 05261R COMPR LDA IPTR.I A = "I" XOR "J" 0056 00021 02603FR JMP SUR YES. SUBTRACT 0057 00030 026047R JMP SUR YES. SUBTRACT 0058 00031 162061R LDA IPTR.I A = "J" - "I" 0066						RSS	
0044 00013 072057P STA DSTNC DSTNC = "YY" = DISTANCE BETWEEN "I" & "J" 0045 00014 103101 STTP CLO CLEAR SWAP INDICATOR 0046 00015 166000R LDB NMBR.I CLEAR SWAP INDICATOR 0047 00016 007014 CMB.INB CLEAR SWAP INDICATOR 0048 00020 076060P STB CNTR OF COMPARES 0051 00022 076061R LDB TABLE OF COMPARES 0053 00024 076062R STB JPTR JPTR = ADDRESS OF "J" 0055 00024 076062R STB JPTR JPTR = ADDRESS OF "J" 0055 00024 076062R STB JPTR.I A = "I" XOR "J" 0055 00026 162062R XOR JPTR.I A = "I" XOR "J" 0056 00027 DSSA.FSS SAME SIGNS ? YUN 0050 00030 026035R JMP SUR YES. SUBTRACT YUN 0051 00032 026047R JMP ENDCH YES. SUBTRACT YES. SUBTRACT 0067 0033 026047R JMP ENDCH YES. SUBTRACT YUN <t< td=""><td>0043</td><td>00012</td><td>126002R</td><td></td><td></td><td></td><td></td></t<>	0043	00012	126002R				
0045 0014 103101 STRTP CLO CLEAR SWAP INDICATOR 0046 00015 166000R LDH NWBR+I SET 0044 00017 046057R ADB DSTNC OF COMPARES 0050 00021 066001R LDB TABLE OF COMPARES 0051 00022 076060R STB CNTR OF COMPARES 0052 00021 066001R LDB TABLE OF COMPARES 0051 00022 076061R STB IPTR JPTR = ADDRESS OF "J" 0053 00024 076062R STR JPTR JPTR = ADDRESS OF "J" 0054 00025 162061R CMPR IDA IPTR-I A = "I" XOR "J" 0055 00027 002601 SSA+RSS SAME SIGNS ? 0057 00031 162061R LDA IPTR+I A = "J" - "I" 0056 00032 02602 SSA "I" < 0 ?							
0046 00015 16600R LDR NMBR+I SET 0047 00016 007004 CMR+INR CNTR 0049 00020 076060R STB CNTR OF 0051 00021 066001R LDR TABLE OF COMPARES 0051 00022 076061R STB IPTR IPTR = ADDRESS OF "I" 0053 00024 076062R STR JPTR JPTR = ADDRESS OF "J" 0055 00024 076062R STA JPTR JPTR = ADDRESS OF "J" 0055 00025 162061R COMPR LDA IPTR+I A = "I" NOR "J" 0056 00020 DSA XRS SAME SIGNS ? SAME SIGNS ? SAME SIGNS ? 0057 00030 162061R JMP SUR YES+ SUBTRACT NO SWAP 0061 00031 162061R JMP SWAP NO SWAP NO SWAP 0061 0032 026017 SAARSS SA "I" < 0 ?				STRTP			
0047 00016 00704 CMF.INF. CNTR 0048 00017 046057R ADB DSTNC TO NUMBER 0050 00021 076060F STH CNTR OF COMPARES 0051 00022 076061R LDB TABLE OF COMPARES 0052 00023 046057R ADB DSTNC JPTR = ADDRESS OF "J" 0054 00024 076062R STH JPTR JPTR = ADDRESS OF "J" 0055 00024 076062R STH JPTR I A = "I" XOR "J" 0055 00026 122062R XOR JPTR I A = "I" XOR "J" 0056 00021 SSA.RSS SAME SIGNS ? 0057 00030 026035R JMP SWAP YES. SUBTRACT 0059 00031 162061R LDA IPTR I A = "J" - "I" 0061 00033 026047R JMP SWAP No. SWAP 0062 00033 162061R SUR LDA IPTR I A = "J" - "I" 0064 003304 CMA.INA A = "J" - "I" No. SWAP 0065 00401 026047R JMP ENCH No. DON'T SWAP <t< td=""><td></td><td></td><td></td><td></td><td></td><td>NMBR • T</td><td></td></t<>						NMBR • T	
0048 00017 046057R ADB DSTNC TO NUMBER 0049 00020 076060P STB CNTR OF COMPARES 0050 00021 066001R STB IPTR IPTR OF COMPARES 0053 00024 076062R STR JPTR IPTR IPTR IPTR 0054 00025 162061R COMPA IDA IPTR JPTR JPTR IPTR 0055 00026 122062R XOR JPTR JPTR JPTR JPTR 0056 00027 022012 SSA XSA SSME SIGNS ? 0057 00030 026035R JMP SUR YES SUBTRACT 0058 00031 162061R LDA IPTR *I 0059 00032 026047R JMP SWAP NO SWAP 0061 0033 026047R JMP ENDCH YES NO SWAP 0063 0026017R JMP ENDCH YES NO NO SWAP 0066 00031 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
0049 00020 076060P STE CNTR OF COMPARES 0051 00021 06601R LDB TABLE IPTR IPTR = ADDRESS OF "I" 0052 00023 046057R ADB DSTNC IPTR = ADDRESS OF "J" 0053 00024 076062R STA JPTR JPTR = ADDRESS OF "J" 0054 00025 162061R COMPR LDA IPTR I A = "I" XOR "J" 0055 00026 122062R XOR JPTR I A = "I" XOR "J" 0056 00021 SSA RSS SAME SIGNS ? 0057 00030 026035R JMP SUR YES SUBTRACT 0059 00031 162061R LDA IPTR I A = "J" - "I" 0056 00033 026047R JMP SWAP NO. SWAP 0061 0033 026047R JMP ENDCH YES SUBTACT 0063 003304 CMA.INA NO. SWAP NO. SWAP 0064 00031 142062P ADA JPTP I A = "J" - "I" SWAP 0067 0042010210 SWAP NO. DON'T SWAP SUC SUC 0067 0042102101 SWAP STO							
0050 00021 066001R LDB TABLE 0051 00022 076061R STE IPTR IPTR = ADDRESS OF "I" 0053 00024 076062R STE JPTR JPTR = ADDRESS OF "J" 0054 00025 162061R COMPR LDA IPTR+I JPTR = ADDRESS OF "J" 0055 00026 122062R XOR JPTR+I A = "I" XOR "J" 0056 00027 022021 SSA+RSS SAME SIGNS ? 0057 00030 026035R JMP SUB YES, SUBTRACT 0058 00031 162061R LDA IPTR+I ? 0059 00032 022020 SSA "I" < 0 ?							
0051 00022 076061R STE IPTR IPTR = ADDRESS OF "I" 0052 00024 076062R STA JPTR JPTR = ADDRESS OF "J" 0054 00026 176062R STA JPTR,I JPTR = ADDRESS OF "J" 0055 00026 122062R XOR JPTR,I A = "I" XOR "J" 0056 00027 00201 SSA+RSS SAME SIGNS ? 0057 00030 026035R JMP SUR YES, SUBTRACT 0059 00031 162061R LDA IPTR,I YES, SUBTRACT 0059 00032 02202 SSA "I" < 0 ?							OF COMPARES
0052 00024 046057R ADB DSTNC 0053 00024 076062R STH JPTR JPTR = ADDRESS OF "J" 0055 00025 122062R XOR JPTR+I A = "I" XOR "J" 0055 00027 002201 SSA.RSS SAME SIGNS ? 0057 00030 026035R JMP SUR YES.SUBTRACT 0059 00031 162061R LDA IPTR+I 0059 00032 02200 SSA "I" < 0 ?	-						
0053 00024 076062R STR JPTR JPTR = ADDRESS OF "J" 0054 00025 162061R COMPR LDA IPTR+I A = "I" XOR "J" 0055 00027 020201 SSA+RSS SAME SIGNS ? 0057 00030 026035R JMP SUR YES+ SUBTRACT 0059 00031 162061R LDA IPTR+I 0059 00032 022020 SSA "I" < 0 ?							IFTR - ADDRESS OF "I"
0054 00025 142061R COMPR LDA IPTR.I A = "I" XOR "J" 0055 00027 002021 SSA.RSS SAME SIGNS ? 0057 00030 026035R JMP SUR YES.SUBTRACT 0059 00031 162061R LDA IPTR.I 0059 00032 026020 SSA "I" < 0 ?			•				
0055 00026 122062R XOR JPTR.I A = "I" XOR "J" 0056 00027 002021 SSA.RSS SAME SIGNS? 0057 00030 026035R JMP SUR YES. SUBTRACT 0059 00031 162061R LDA IPTR.I "I" < 0 ?							JPTR = AUDRESS OF "J"
0056 0027 002021 SSA*RSS SAME SIGNS ? 0057 00030 026035R JMP SUR YES* SUBTRACT 0059 00031 162061R LDA IPTR*I YES* SUBTRACT 0059 00032 022020 SSA "I" < 0 ?				COMPR			
0057 00030 026035R JMP SUR YES, SUBTRACT 0058 00031 162061R LDA IPTR.I "I" < 0 ?						÷ · · · =	
0059 00031 162061R LDA IPTR,I 0059 00032 002020 SSA "I" < 0 ?							
0059 00032 002020 SSA "I" < 0 ?							TES+ SUBTRACT
0060 00033 026047R JMP ENDCH YES, DON'T SWAP 0061 00034 026042P JMP SWAP NO, SWAP 0062 00035 162061R SUB LDA IPTR.I A = "J" - "I" 0063 00304 CMA.INA 0064 00037 142062P ADA JPTR.I A = "J" - "I" 0065 00040 022021 SSA.RSS "I" > "J" ? "J" 0066 00041 026047R JMP ENDCH NO, DON'T SWAP 0066 00042 102101 SWAP SST SET OVFL TO INDICATE A SWAP 0066 00043 162061R LDA IPTR.I SWAP NO, DON'T SWAP 0069 00044 166062R LDB JPTR.I "I" "I" 0070 00045 172062R STA JPTR.I AND 0071 00046 176061R STB IPTR.I "J" ADDRESS. 0073 0050 036062R ISZ JPTR UPDATE "I" ADDRESS. ADD </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>INIK+1</td> <td></td>						INIK+1	
0061 00034 026042P JMP SWAP NO, SWAP 0062 00035 162061R SUB LDA IPTR.I - 0063 00306 003004 CMA.INA - 0064 00037 142062P ADA JPTR.I A = "J" - "I" 0065 00040 002021 SSA.RSS "I" > "J" 2" 0066 00041 026047R JMP ENDCH NO, DON'T SWAP 0067 00042 102101 SWAP STO SET OVFL TO INDICATE A SWAP 0069 00044 162061R LDB JPTR.I "I" "I" 0070 00045 172062R STA JPTR.I "J" 0071 00046 176061R STB IPTR.I "J" 0072 0047 036061R ENDCH ISZ IPTR "J" ADDRESS. AND 0074 0051 036062R ISZ JPTR "J" ADDRESS. AND 0075 0052 026025R JMP COMPR NO, DO NEXT COMPARE 0076 0053 102201 SOC ANY SWAPS THIS PASS ? 0078 0055 062057R LDA DSTNC						E ND CH	
0062 00035 162061R SUB LDA IPTR+I 0063 00036 003004 CMA.INA 0064 00037 142062R ADA JPTR+I A = "J" - "I" 0065 00040 002021 SSA.RSS "I" > "J" ? 0066 00041 026047R JMP ENDCH NO, DON'T SWAP 0067 00042 102101 SWAP STO SET OVFL TO INDICATE A SWAP 0068 00041 166062R LDB JPTR+I SWAP 0067 00042 10261R LDA IPTR+I SWAP 0068 00041 166062R LDB JPTR+I "I" 0070 00044 166062R LDF JPTR+I "J" 0071 00046 176061R STB IPTR+I "J" 0072 00047 036061R ENDCH ISZ IPTR "J" ADDRESS, AND 0073 00050 036062R ISZ CNTR CNTR. CNTR = 0 ? 0075 0052 026025R JMP COMPR NO, DO NEXT COMPARE 0076 0053 102201 SOC ANY SWAPS THIS PASS ? <							
0063 00036 00304 CMA+INA 0064 00037 142062R ADA JPTP+I A = "J" - "I" 0065 00040 002021 SSA+RSS "I" > "J" ? 0066 00041 026047R JMP ENDCH NO, DON'T SWAP 0067 00042 102101 SWAP STO SET OVFL TO INDICATE A SWAP 0068 00043 162061R LDA IPTR+I SWAP 0069 00044 166062R LDB JPTR+I "I" 0070 00045 172062R STA JPTR+I AND 0071 00046 176061R STB IPTR+I "J" 0073 00050 036062R ISZ JPTR "J" ADDRESS, AND 0074 0051 036060R ISZ CNTR CNTR, CNTR = 0 ? 0075 00052 026025R JMP COMPR NO, DO NEXT COMPARE 0076 00053 102201 SOC ANY SWAPS THIS PASS ? 0077 0054 026014R JMP STRTP YES+ REPEAT PASS 0079 00056 026010R JMP SETY START NEW PASS							NO, SWAP
0064 00037 142062R ADA JPTR+I A = "J" - "I" 0065 00040 002021 SSA+RSS "I" > "J" ? 0066 00041 026047R JMP ENDCH NO, DON'T SWAP 0067 00042 102101 SWAP STO SET OVFL TO INDICATE A SWAP 0068 00043 162061R LDA IPTR+I SWAP 0069 00044 166062R LDB JPTR+I "I" 0071 00046 172062R STA JPTR+I AND 0071 00046 176061R STB IPTR+I "J" 0072 00047 036061R ENDCH ISZ JPTR "J" ADDRESS, AND 0073 00050 036062R ISZ JPTR "J" ADDRESS, AND 0074 00051 036060R ISZ CNTR CNTR, CNTR = 0 ? 0075 00052 026025R JMP STRTP YES, REPEAT PASS 0078 00055 062057R LDA DSTNC NO, A = "Y", 0079 00056 026010R JMP SETY START NEW PASS 0079 00056 026010R JMP SETY				SUH			
0065 00040 002021 SSA+RSS "I" > "J" ? 0066 00041 026047R JMP ENDCH NO, DON'T SWAP 0067 00042 102101 SWAP STO SET OVFL TO INDICATE A SWAP 0067 00043 162061R LDA IPTR.I SWAP SET OVFL TO INDICATE A SWAP 0069 00044 166062R LDB JPTR.I "I" NO, DON'T SWAP 0070 00045 172062R STA JPTR.I AND 0071 00047 036061R ENDCH ISZ IPTR "J" ADDRESS, 0073 00050 036062R ISZ JPTR "J" ADDRESS, AND 0074 00051 036060R ISZ CNTR CNTR, CNTR = 0 ? 0075 0052 026025R JMP COMPR NO, DO NEXT COMPARE 0076 0053 102201 SOC ANY SWAPS THIS PASS ? 0078 00055 062057R LDA DSTNC NO, A = "Y", 0079 00056 026010R JMP SETY START NEW PASS 0081 00060 DSTNC BSS 1 0083 0064 0082 00061							
0066 00041 026047R JMP ENDCH NO, DON'T SWAP 0067 00042 102101 SWAP STO SET OVFL TO INDICATE A SWAP 0068 00043 162061R LDA IPTR+I SWAP SWAP 0069 00044 166062R LDB JPTR+I "I" 0070 00045 172062R STA JPTR+I AND 0071 00046 176061R STB IPTR+I "J" 0072 00047 036061R ENDCH ISZ IPTR 0073 0050 036062R ISZ JPTR "J" ADDRESS, AND 0074 0051 036060R ISZ JPTR "J" ADDRESS, AND 0075 0052 026025R JMP COMPR NO, DO NO, DO NEXT COMPARE 0076 0053 102201 SOC ANY SWAPS THIS PASS 0078 0055 062057R LDA DSTNC NO, A = "Y", 0079 00056 026010R JMP							
0067 00042 102101 SWAP STO SET OVFL TO INDICATE A SWAP 0069 00043 162061R LDA IPTR.I SWAP 0069 00044 166062R LDB JPTR.I "I" 0070 00045 172062R STA JPTR.I AND 0071 00046 176061R STB IPTR.I "J" 0072 00047 036061R ENDCH ISZ IPTR UPDATE "I" ADDRESS. 0073 00050 036060R ISZ ONTR CNTR. CNTR = 0 ? 0075 00052 026025R JMP COMPR NO, DO NEXT COMPARE 0077 00054 026014R JMP STRTP YES. REPEAT PASS 0078 00055 062057R LDA DSTNC NO, A = "Y", 0079 00056 026010R JMP SETY START NEW PASS 0081 00060 000000 DSTNC BSS 1 00081 0082 00061 000000 JPTR BSS 1 0082 0084 END END END END							• • • ·
0069 00043 162061R LDA IPTR.I SWAP 0069 00044 166062R LDB JPTR.I "I" 0070 00045 172062R STA JPTR.I AND 0071 00046 176061R STB IPTR.I AND 0072 00047 036061R ENDCH ISZ IPTR "J" 0073 00050 036062R ISZ JPTR "J" ADDRESS. 0074 00051 036060R ISZ NOP "J" ADDRESS. AND 0075 00052 026025R JMP COMPR NO, DO NEXT COMPARE 0076 00053 102201 SOC ANY SWAPS THIS PASS ? ? 0077 00054 026014R JMP STRTP YES. REPEAT PASS 0079 00056 026010R JMP SETY STAPT STAPT 0079 00057 00000 DSTNC BSS 1 0082 00061 000000 CNTR BSS 1 0081 00060 000000 JPTR	0066						
0069 00044 166062R LDB JPTR.I "I" 0070 00045 172062R STA JPTR.I AND 0071 00046 176061R STB IPTR.I "J" 0072 00047 036061R ENDCH ISZ IPTR UPDATE "I" ADDRESS. 0073 00050 036062R ISZ JPTR "J" ADDRESS. AND 0074 00051 036060R ISZ CNTR CNTR. CNTR = 0 ? 0075 00052 026025R JMP COMPR NO. DO NEXT COMPARE 0076 00053 102201 SOC ANY SWAPS THIS PASS ? 0077 00054 026014R JMP STRTP YES. REPEAT PASS 0078 00055 062057R LDA DSTNC NO. A = "Y". 0079 00056 026010R JMP SETY START NEW PASS 0080 00057 00000 DSTNC BSS 1 0081 0081 00060 00100 IPTR BSS 1 0083 0083 00062 00000 JPTR BSS 1 0084		00042	105101	SWAP	STO		SET OVFL TO INDICATE A SWAP
0070 00045 172062R STA JPTR,I AND 0071 00046 176061R STB IPTR,I "J" 0072 00047 036061R ENDCH ISZ IPTR UPDATE "I" ADDRESS, 0073 00050 036062R ISZ JPTR "J" ADDRESS, AND 0074 00051 036060R ISZ CNTR CNTR, CNTR = 0 ? 0075 00052 026025R JMP COMPR NO, DO NEXT COMPARE 0076 00053 102201 SOC ANY SWAPS THIS PASS ? ? 0077 00054 026014R JMP STRTP YES, REPEAT PASS ? 0077 00054 026014R JMP SETY START NEW PASS ? 0078 00055 062057R LDA DSTNC NO, A = "Y", START NEW PASS 0081 00060 DSTNC BSS 1	0068	00043	162061R		LDA	IPTR • I	SWAP
0071 00046 176061R STB IPTR+I "J" 0072 00047 036061R ENDCH ISZ IPTR UPDATE "I" ADDRESS+ 0073 00050 036062R ISZ JPTR "J" ADDRESS+ AND 0074 00051 036060R ISZ CNTR CNTR. CNTR = 0 ? 0075 00052 026025R JMP COMPR NO+ DO NEXT COMPARE 0076 00053 102201 SOC ANY SWAPS THIS PASS ? 0077 00054 026014R JMP STRTP YES+ REPEAT PASS 0078 00055 062057R LDA DSTNC NO+ A = "Y"+ START NEW PASS 0080 00057 00000 DSTNC BSS 1 START NEW PASS 0081 00060 00000 LPTR BSS 1 0083 00062 00000 JPTR BSS 1 0084 END END END END END END END <td>0069</td> <td>00044</td> <td>166062R</td> <td></td> <td>LDB</td> <td>JPTR • I</td> <td>nIn</td>	0069	00044	166062R		LDB	JPTR • I	nIn
0072 00047 036061R ENDCH ISZ IPTR UPDATE "I" ADDRESS, 0073 00050 036062R ISZ JPTR "J" ADDRESS, AND 0074 00051 036060R ISZ CNTR CNTR, CNTR = 0 ? 0075 00052 026025R JMP COMPR NO, DO NEXT COMPARE 0076 00053 102201 SOC ANY SWAPS THIS PASS ? 0077 00054 026014R JMP STRTP YES, REPEAT PASS 0078 00055 062057R LDA DSTNC NO, A = "Y", 0079 00056 026010R JMP START NEW PASS 0081 00060 DSTNC BSS 1 0082 0082 00061 00000 JPTR BSS 1 0084 END END END END	0070	00045	172062R		STA	JPTR,I	AND
0073 00050 036062R ISZ JPTR "J" ADDRESS, AND 0074 00051 036060R ISZ CNTR CNTR. CNTR = 0 ? 0075 00052 026025R JMP COMPR NO, DO NEXT COMPARE 0076 00053 102201 SOC ANY SWAPS THIS PASS ? 0077 00054 026014R JMP STRTP YES, REPEAT PASS 0078 00055 062057R LDA DSTNC NO, A = "Y", 0079 00056 026010R JMP SETY START NEW PASS 0081 00060 00000 DSTNC BSS 1 0082 0082 00061 00000 JPTR BSS 1 0083 0084 END END END	0071						וו ה וו
0074 00051 036060R ISZ CNTR CNTR. CNTR = 0 ? 0075 00052 026025R JMP COMPR NO, DO NEXT COMPARE 0076 00053 102201 SOC ANY SWAPS THIS PASS ? 0077 00054 026014R JMP STRTP YES, REPEAT PASS 0078 00055 062057R LDA DSTNC NO, A = "Y", 0079 00056 026010R JMP SETY START NEW PASS 0081 00060 00000 DSTNC BSS 1 ON 0082 00061 00000 JPTR BSS 1 0084 END END END END	0072	00047	036061R	ENDCH	ISZ	IPTR	UPDATE "I" ADDRESS.
0075 00052 026025R JMP COMPR NO, DO NEXT COMPARE 0076 00053 102201 SOC ANY SWAPS THIS PASS ? 0077 00054 026014R JMP STRTP YES+ REPEAT PASS 0078 00055 062057R LDA DSTNC NO, A = "Y", 0079 00056 026010R JMP SETY START NEW PASS 0081 00060 00000 DSTNC BSS 1 0082 00061 00000 JPTR BSS 1 0084 END END END END END END END	0073	00050	036062R		ISZ	JPTR	"J" ADDRESS, AND
0076 00053 102201 SOC ANY SWAPS THIS PASS ? 0077 00054 026014R JMP STRTP YES. REPEAT PASS 0078 00055 062057R LDA DSTNC NO. A = "Y". 0079 00056 026010R JMP SETY START NEW PASS 0080 00057 00000 DSTNC BSS 1 0081 00060 00000 IPTR BSS 1 0083 00062 00000 JPTR BSS 1 0084 END END	0074	00051	036060R		ISZ	CNTR	CNTR. CNTR = 0?
0076 00053 102201 SOC ANY SWAPS THIS PASS ? 0077 00054 026014R JMP STRTP YES+ REPEAT PASS 0078 00055 062057R LDA DSTNC NO+ A = "Y"+ 0079 00056 026010R JMP SETY START NEW PASS 0080 00057 00000 DSTNC BSS 1 0081 00060 00000 IPTR BSS 1 0083 00062 00000 JPTR BSS 1 0084 END END	0075	00052	026025R		JMP	COMPR	NO, DO NEXT COMPARE
0077 00054 026014R JMP STRTP YES+ REPEAT PASS 0078 00055 062057R LDA DSTNC NO+ A = "Y"+ 0079 00056 026010R JMP SETY START NEW PASS 0080 00057 00000 DSTNC BSS 1 START NEW PASS 0081 00060 00000 CNTR BSS 1 START NEW PASS 0082 00061 000000 JPTR BSS 1 SSS 1 0083 00062 00000 JPTR BSS 1 END END							
0078 00055 062057R LDA DSTNC NO, A = "Y", 0079 00056 026010R JMP SETY START NEW PASS 0080 00057 000000 DSTNC BSS 1 START NEW PASS 0081 00060 000000 CNTR BSS 1 START NEW PASS 0082 00061 000000 JPTR BSS 1 START NEW PASS 0083 00062 000000 JPTR BSS 1 END START NEW PASS					JMP	STRTP	YES, REPEAT PASS
0079 00056 026010R JMP SETY START NEW PASS 0080 00057 000000 DSTNC BSS 1 0081 00060 000000 CNTR BSS 1 0082 00061 000000 IPTR BSS 1 0083 00062 000000 JPTR BSS 1 0084 END END END END END END							NO, $A = "Y"$,
0080 00057 000000 DSTNC BSS 1 0081 00060 000000 CNTR BSS 1 0082 00061 000000 IPTR BSS 1 0083 00062 000000 JPTR BSS 1 0084 END					JMP	SETY	
0081 00060 000000 CNTR BSS 1 0082 00061 000000 IPTR BSS 1 0083 00062 000000 JPTR BSS 1 0084 END							
0082 00061 000000 IPTR BSS 1 0083 00062 000000 JPTR BSS 1 0084 END							
0083 00062 000000 JPTR BSS 1 0084 END						-	
0084 END				-			
		O ERROR	RS #TOTA				\$ \$

EXAMPLE 3: SHELL SORT, APPLICATION/TIMING CONSOLE RUN SHEET



: <u>EX</u>

÷.

\$END FMGR

MICROPROGRAMMED I/O OPERATION EXAMPLE 14-4.

This paragraph contains an example of properly microprogrammed I/O operation in the RTE system environment. An Assembly language privileged section driver (DVAxx) is shown as it would appear "normally", then the microprogram enhanced driver (DVMxx) is shown. The FORTRAN IV program, shown first is used for executing the privileged I/O operation. The console run sheet and microprogram are included in the final part of this example.

PAGE 0001 FTN4 - RELEASE 24177C - JULY, 1972 0001 FTN,L 0002 PROGRAM MPIO 0003 INTEGER IBUFR(5), P(5), CONS EQUIVALENCE (P(1), CONS), (P(2),LU) 0004 DATA IBUFL/5/ 0005 0006 С 0007 C GET CONSOLE LU, INPUT DEVICE LU **000**8 CALL RMPAR (P) 0009 С 0010 C PERFORM INPUT FROM DEVICE 0011 CALL REIO (1,LU,IBUFR, IBUFL) 0012 С C DISPLAY INPUT DATA 0013 WRITE (CONS, 100) IBUFR 0014 0015 100 FORMAT (/,X,5A2,/) 0016 END NO ERRORS* PROGRAM = 00048COMMON = 00000

The FORTRAN program used is the same whether the "normal" driver or enhanced version is used. The driver sections (initiation, privileged, completion) are prepared according to the guidelines in the Real Time Executive III Software System Programming and Operating Manual, part no. 92060-90004. Notice that the privileged section of the microprogram enhanced driver (the part that is microprogrammed) is much shorter than the complete Assembly language driver, thus, saving main memory space. The entire "old" privileged section is not needed with the new version. Now, from location PMxx you proceed immediately to the microprogram. This modified part of the driver saves the environment, inputs data, and is used when returning from control memory to restore the environment. Comments on the operation of the driver are included right in the listings.

Figure 14-2 is the flowchart for the microprogram. The console run sheet for microprogram preparation and the microprogram called from PMxx in the driver are shown last. Note that the microprogram saves the DMS status. The microprogram must be sensitive to DMS to operate properly in an RTE III system. SSM and JRS in the microprogram are DMS instructions. The EQU statements point branch instructions to these microroutines outside this microprogram. Note that Memory Protect status is checked and DMS status is properly restored on exit. This is an example of how to properly interface with the RTE system.

**

EXAMPLE 4: UNMODIFIED PRIVILEGED DRIVER (Sheet 1 of 3)

PAGE 0002 #01 0001 ASMB, L 0002* 0003* SAMPLE PRIVILEGED DRIVER 0004* 0005* AN "*" IN COLUMN 19 INDICATES A STATEMENT THAT IS NOT 0006* REQUIRED FOR THE MICROPROGRAM ENHANCED VERSION (DVMXX) 0007* OF THIS SAMPLE PRIVILEGED DRIVER 0008* 0009 00000 NAM DVAXX,0 0010 ENT IAXX, PAXX, CAXX SUP 0011 0012* 0013* 0014* INITIATION SECTION 0015* 0016 00000 0000000 IA07 NOP 0017 00001 072167R SAVE SELECT CODE STA SCODE LDA EQT6,I GET CONWD AND = B77 ISOLATE REQUEST CODE CDA = D1 BEAD BEAUEST 2 0018 00002 161665 0019 00003 012200R CPA =B1 0020 00004 052201R **READ REQUEST ?**
 ØØ21
 ØØØ05
 Ø26007R
 JMP
 BFCHK

 ØØ22
 ØØØ06
 Ø26015R
 JMP
 REJCT
 YES, CONTINUE NO, REJECT I/O REQUEST 0022 00006 026015K JMP REJCT NO, REJ 0023 00007 161665 BFCHK LDA EQT6,I GET CONWD 0024 00010 012202R AND =B37777 ISOLATE BITS 15,14 CPA =B1 BUFFERED I/O ? 0025 00011 052201R
 ØØ26
 ØØ012
 Ø26017R
 JMP RQOK
 YES, DO I/O

 ØØ27
 ØØ013
 Ø522Ø3R
 CPA =B3
 CLASS I/O ?

 ØØ28
 ØØ014
 Ø26017R
 JMP RQOK
 YES, DO, I/O

 ØØ29
 ØØ015
 Ø02404
 REJCT CLA, INA
 NO, ERROR

 0031
 00017
 062167R
 RGOK
 LDA
 SCODE
 A = SELECT
 CODE

 0032
 00020
 032170R
 IOR
 CLC
 *CONFIGURE
 PRIVIN

 0033
 00021
 072103R
 STA
 PRCLC
 * SECTION
 CLC

 0034
 00022
 062167R
 LDA
 SCODE
 CONFIGURE
 PRIVIN

 0035
 00023
 032171R
 IOR
 STC
 IN

 0036
 00024
 072045R
 STA
 INSTC
 INITIATION

 0037
 00025
 072113R
 STA
 PRSTC
 *
 & PRIVILE

 0038
 00026
 022204R
 XOR
 =B1200
 *CHANGE
 TO
 LIA

 0039
 00027
 072075R
 STA
 PRLIA
 *CONFIGURE
 PRIVIN

 ***CONFIGURE PRIVILEGED** INITIATION SECTION & PRIVILEGED SECTION XOR #B1200 *CHANGE TO LIA SC STA PRLIA *CONFIGURE PRIVILEGED SECTION LIA LDA EQT4,I CLEAR EQT4 0039 00027 072075R 0040 00030 161663 0040 00030 161663 0041 00031 012205R AND =B167777 BIT 12 TO ALLOW STA EQT4,I NORMAL TIMEOU NORMAL TIMEOUT 0042 00032 171663 LDA EQTIS SAVE 0043 00033 061774 STA EQ15 0044 00034 072160R EQT15 & EQT4 0045 00035 061663 LDA EQT4 ADDRESSE: LDA EQT8,I GET DATA COUNT SSA,RSS NEGATIVE ? CMA.INA STA EQ4 ADDRESSES 0046 00036 072161R 0047 00037 161667 0048 00040 002021 CMA, INA NO, SET NEGATIVE 0049 00041 003004 STA COUNT 0050 00042 072157R SAVE LDA EQT7,I 00043 161666 0051 ØØ52 ØØØ44 Ø72156R BUFFER ADDRESS STA BUFAD 0053 00045 103700 INSTC STC 0,C START DEVICE INDICATE OK INITIATION 0054 00046 002400 CLA JMP IAXX, I RETURN 0055 00047 126000R

EXAMPLE 4: UNMODIFIED PRIVILEGED DRIVER (Sheet 2 of 3)

PAGE 0003 #01

0057*					
0058*					
	PRIVIL	EGED SEC	110N		
0060* 0061	00050	000000	PAXX	NOD	
0062		103100	FHAA	NOP CLF Ø	TURN OFF INTERRUPTS
0062		106706		CLC 6	TURN OFF
0064		106707		CLC 7	DCPC INTERRUPTS
0065		Ø72164R		STA ASV	SAVE A,
0066		Ø76165R		STB BSV	B,
0067		001520		ERA, ALS	E,
0068		102201		SOC	2,
0069		002004		INA	
0070		Ø72166R		STA EOSV	0,
0071		105743		STX XSV	۶ . ٤
0072		105753		STY YSV	Y REGISTERS
0073*		M DMSTS			11 OMIT FOR RTE 2 !!
0074		061770		LDA MPTFL	SAVE MEMIRY PROTECT
0075	00067	Ø72171R		STA MPTSV	FLAG
0076	00070	002404		CLA, INA	TURN OFF MEMORY
0077	00071	071770		STA MPTFL	FLAG
ØØ78	00072	102100		STF Ø	TURN ON INTERRUPTS
0079	00073	102500	PRLIA	LIA Ø	GET DATA FROM I/O CARD
ØØ8 Ø	00074	17215ØR			STORE DATA IN BUFFER
ØØ8 1	00075	Ø3615ØR		ISZ BUFAD	UPDATE BUFFER ADDRESS
0082	00076	Ø36151R		ISZ COUNT	LAST DATA ?
ØØ8 3		Ø2611ØR		JMP CLFØ	NO, PREPARE FOR NEXT INPUT
0084	00100	103100		CLF Ø	TURN OFF INTERRUPTS
0085		106700		CLC Ø	TURN OFF DEVICE
ØØ86		003400		CCA	SET TIMEOUT FOR
ØØ87		172152R		STA EQ15,I	ONE TICK & SET
0088		162153R		LDA EQ4,I	BIT 12 IN EQT4 SO
0089		Ø322ØØR		IOR = B10000	RTIOC WILL CALL
0090		172153R		STA EQ4,I	CAØ7 ON TIMEOUT
0091		Ø26112R		JMP EXIT	
0092		103100			TURN OFF INTERRUPTS
0093		103700		STC Ø,C	ACTIVATE DEVICE FOR NEXT INPUT
0094 0095		Ø62171R	EXII		WAS MEMORY
ØØ96		ØØ2ØØ2 Ø26125R		SZA	PROTECT ON ?
0097		Ø65654		JMP EXITI LDB INTBA	NO, FORGET DCPC'S Turn
0098		160001		LDA 1,I	DCPC'S
0099		002020		SSA	BACK
0100		102706		STC 6	ON
0101		006004		INB	IF
0102		160001		LDA 1,I	THEY
0103		002020		SSA	WERE
0104		102707		STC 7	ON
0105		105755	EXITI	LDY YSV	RESTORE Y,
0106		105745		LDX XSV	X,
0107		103101		CLO	0,
0108		000036		SLA, ELA	E, &
0109		102101		STO	
0110		Ø66165R		LDB BSV	B REGISTERS
0111		Ø62171R		LDA MPTSV	RESTORE MEMORY
Ø112	00136	071770		STA MPTFL	PROTECT FLAG

EXAMPLE 4: UNMODIFIED PRIVILEGED DRIVER (Sheet 3 of 3)

PAGE 0004 #01

0113 00141 002002 WAS MEMORY PROTECT ON ? SZA Ø114 Ø0142 Ø26151R JMP EXIT2 NO, LEAVE OFF Ø115 Ø0143 Ø62172R LDA ASV YES, RESTORE A REGISTER JRS DMSTS EXI RESTORE DMS STATUS 0116 00144 105715 STF Ø TURN ON INTERRUPT SYSTEM Ø117 Ø0147 102100 EX1 JMP PAXX,I Ø118 ØØ15Ø 12605ØR EXIT 0119 00151 062172R EXIT2 LDA ASV RESTORE A REGISTER 0120 00152 102100 STF Ø TURN ON INTERRUPT SYSTEM 0121 00153 105715 JRS DMSTS PAXX, I RESTORE DMS STATUS & RETURN 0122* 0123 00156 000000 BUFAD BSS 1 0124 00157 000000 COUNT BSS 1 0125 00160 000000 EQ15 BSS 1 Ø126 ØØ161 ØØØØØØ EQ4 BSS 1 0127 00162 000000 DMSTS BSS 1 0128* 0129* END PRIVILEGED SECTION 0130* 0131* Ø132* 0133* COMPLETION SECTION Ø134 ØØ163 ØØØØØØ CAXX NOP 0135 00164 002400 CLA SET UP FOR NORMAL RETURN LDB EQT8,I TRANSMISSION LOG TO B 0136 00165 165667 Ø137 RETURN ØØ166 126163R JMP CAXX,I 0138* 0139 00167 000000 SCODE NOP 0140 00170 106700 CLC CLC 0 * 0141 00171 103700 STC STC Ø,C 0142 00172 000000 ASV BSS 1 Ø143 ØØ173 ØØØØØØ BSV BSS 1 * 0144 00174 000000 EOSV BSS 1 * BSS 1 Ø145 00175 000000 XSV * 0146 00176 000000 YSV BSS 1 * 0147 00177 000000 MPTSV BSS 1 0148* 0149* 0150* SYSTEM COMMUNICATION AREA Ø151* 0152 01650 EQU 1650B 0153 01654 INTBA EQU .+4B EQT4 EQU .+13B Ø154 Ø1663 Ø155 Ø1665 EQT6 EQU .+15B Ø156 Ø1666 EQT7 EQU .+16B Ø157 Ø1667 EQTS EQU .+17B Ø158 Ø1774 EQT15 EQU .+124B Ø159 01770 MPTFL EQU .+120B 0160 END ** NO ERRORS *TOTAL **RTE ASMB 750420**

EXAMPLE 4: ENHANCED DRIVER (Sheet 1 of 2)

PAGE 0002 #01

0001 ASMB,L 0002* 0003* SAMPLE PRIVILEGED DRIVER WITH MICROPROGRAM ENHANCEMENTS 0004* 0005 00000 NAM DVMXX,0 0006 ENT IMXX, PMXX, CMXX 0007 SUP 0008* 0009* 0010* INITIATION SECTION 0011* 0012 00000 000000 IM07 NOP

 00000
 072061R
 STA SCODE
 SAVE SELECT COLL

 00002
 161665
 LDA EQT6,I
 GET CONWD

 00003
 012063R
 AND =B77
 ISOLATE REQUEST CODE

 00004
 052064R
 CPA =B1
 READ REQUEST ?

 00005
 026007R
 JMP BFCHK
 YES, CONTINUE

 00006
 026015R
 JMP REJCT
 NO, REJECT I/O REQUEST

 00005
 8FCHK LDA EQT6,I
 GET CONWD

 0013 00001 072061R STA SCODE 0014 00002 161665 0015 0016 0017 0018 ØØØØ6 Ø26Ø15R NO, REJECT I/O REQUEST 0019
 ØØ20
 ØØ010
 Ø12065R
 AND =B37777
 ISOLATE BITS 15,14

 ØØ21
 ØØ011
 Ø52064R
 CPA =B1
 BUFFERED I/O ?

 0021
 00011
 052064R
 CPA =B1
 BUFFERED I/0 ?

 0022
 00012
 026017R
 JMP RQOK
 YES, DO I/O

 0023
 00013
 052066R
 CPA =B3
 CLASS I/O ?

 0024
 00014
 026017R
 JMP RQOK
 YES, DO I/O

 0025
 00015
 002404
 REJCT CLA, INA
 NO, ERROR

 0026
 00016
 126000R
 JMP IMXX, I
 TAKE REJECT RETURN

 0027
 00017
 062061R RQOK
 LDA SCODE
 A = SELECT CODE (SC)

 0028
 00020
 032062R
 IOR STC
 CONFIGURE STC IN

 0029
 00021
 072037R
 STA INSTC
 INITIATIO1: SECTION

 0030
 00022
 161663
 LDA EQT4, I
 CLEAR EQT4

 0031
 00023
 012067R
 AND =B167777
 BIT 12 TO ALLOW

 0032
 00024
 171663
 STA EQT4, I
 NORMAL TIMEOUT

 INITIATIO1: SECTION 0031 00023 012067R 0032 00024 171663 STA EQT4,I NORMAL TIMEOUT LDA EQTIS SAVE 0033 00025 061774 STA EQ15 0034 00026 072052R EQT15 LDA EQT4 Sta eq4 & EQT4 0035 00027 061663 ADDRESSE LDA EQT8,I GET DATA COUNT SSA,RSS NEGATIVE ? CMA,INA ADDRESSES ØØ36 ØØØ3Ø Ø72Ø53R 0037 00031 161667 0038 00032 002021 NO, SET NEGATIVE 0039 00033 003004 CMA, INA STA COUNT 0040 00034 072046R 0041 LDA EQT7,I SAVE 00035 161666 0042 00036 072045R STA BUFAD BUFFER ADDRESS START DEVICE 0043 00037 103700 INSTC STC 0,C INDICATE OK INITIATION 0044 00040 002400 CLA JMP IMXX,I RETURN 0045 ØØØ41 126ØØØR

EXAMPLE 4: ENHANCED DRIVER (Sheet 2 of 2)

PAGE 0003 #01

0047* 0048* 0049* PRIVILEGED SECTION 0050* NOP 0051 00042 000000 PMXX MIC MIO, 105600B, 0 EQUATE MIO & MICROPROGRAM 0052 INVOKE MICROPROGRAM 0053 00043 105600 MIO 00044 000054R DEF DMSTS ADDRESS OF DMS STATUS SAVE WORD 0054 0055 00045 000000 BUFAD BSS 1 BUFFER ADDRESS DATA COUNT 0056 00046 000000 COUNT BSS 1 00047 001770 DEF MPTFL ADDRESS OF MEMORY PROTECT FLAG 0057 0058 00050 000054R DEF DMSTS THESE 2 DEF'S ARE HERE SO THAT DEF PMXX, I MIH MAY INVOKE JRS EFFICIENTLY 0059 00051 100042R ADDRESS OF EQT15 00052 000000 EQ15 BSS 1 0060 00053 000000 EQ4 ADDRESS OF EQT4 0061 BSS 1 0062 00054 000000 DMSTS BSS 1 DMS STATUS WORD 0063* 0064* END PRIVILEGED SECTION 0065* 0066* 0067* 0068 * COMPLETION SECTION 0069 00055 000000 CM07 NOP 0070 00056 002400 CLA SET UP FOR NORMAL RETURN 0071 00057 165667 LDB EQT8, I TRANSMISSION LOG TO B 0072 ØØØ6Ø 126Ø55R RETURN JMP CMXX,I 0073* 0074 00061 000000 SCODE NOP 0075 00062 103700 STC STC Ø,C 0076* 0077* 0078* SYSTEM COMMUNICATION AREA 0079* 0080 01650 EQU 1650B 0081 Ø1654 INTBA EQU .+4B 0082 01663 EQT4 EQU .+13B 0083 EQT6 EQU .+15B Ø1665 EQT7 EQU .+16B 0084 Ø1666 EQTS EQU .+17B 0085 01667 EQT15 EQU .+124B 0086 01774 ØØ8 7 01770 MPTFL EQU .+120B ØØ88 END ** NO ERRORS *TOTAL **RTE ASMB 750420**




Figure 14-2. Example 4, Microprogrammed Privileged Section Flowchart

EXAMPLE 4: MICROPROGRAMMED DRIVER, CONSOLE RUN SHEET

* <u>ON,FMGR</u> : <u>RU,EDITR</u> SOURCE FILE? / <u>A</u> EOF / <u>T;10,15,20,25,30,40</u> / <u>MICMXE,L;;;;;;21MX E</u> / <u>\$CODE='M3.1E,REPLACE</u>	
BODY OF MICROPROGRAM	USER SELECTED MICROPROGRAM OBJECT FILENAME
/ <u>ELC&M3.1E</u> LS FILE 2 33 END OF EDIT	USER SELECTED MICROPROGRAM SOURCE FILENAME
: <u>RU,MICRO,2</u> ← /MICRO: END : <u>RU,MDEP</u> ←	MICROASSEMBLE MICROPROGRAM
COMPUTER TYPE: 1=21MX TYPE(1 OR 2)? <u>2</u> \$ <u>LU,13</u>	,2=21MX E-SERIES
LU# RANGE STAT 13 Ø34ØØØØ34777 1 \$LD,'M3.1E ←	US FILENAME SPECIFIED IN \$CODE STATEMENT
\$ <u>EX</u> \$END MDEP ← :RU,MPI0,1,5	INPUT DEVICE LU
GAHDB	DATA
: <u>EX</u> \$END FMGR	Computer Museum

EXAMPLE 4: DRIVER MICROPROGRAMMED PRIVILEGED SECTION (Sheet 1 of 3)

PAGE 0002 RTE MICRO-ASSEMBLER REV.A 760805

0001				MICMXE,L					21MX E/F-SERIES
2000				\$CODE= MDRVR,	REPLA	CE			OBJECT TO DISC
0003				*****	****	*****	*****	*****	*****
0004				*					*
0005				* SAMPLE PRIV	TLEGE) SECT	TON	MICROPRO	GRAM FOR DVMXX *
0006				*	12-011	5.0	10.1		*
0007					*****			*******	*********
0008				ORG			****	*******	
					34000	18			105600 => 34000
0009				HORI EQU	6B				
0010				INDIRECT EQU	2518				
0011				SSM EQU	2034				
0012				JRS EQU	20354	48			
	34000	327	001007	JMP				340208	SAVE ENTRY
0014				ALGN					POINTS
0015				*****	*****	*****	****	*******	* * * * * * * *
0016				* !! OMIT IF	OPERA	TING 4	SYSTE	M IS RTE	2 11 *
0017				* SAVE DMS ST	ATUS	USR (SSM I	.E. 2034	7B) *
0018				******	****	*****	****	******	****
0019	34020	230	036747	READ					SSM EXPECTS A
0020	34021	304	016347	JSB				SSM	READ OF DMSTS
	34022		075707	•••		DEC	Р	P	SSM INC'S P 1
5500	JIULL	000	(1,1,1,1,0)	**********	*****			****	TOO MANY FOR US
0023				* GET SC (SEL					TOO MANT TOR US
0024				**********	-				
	34023	010	024507	*********		*****		CIR	L = SELECT CODE
0025	.3402.3	010	024501	****					
0027				* FORM LI* SC			COLE		*
0028				* FORM STC SC					₽ -
0029				* INPUT DATA				•	P
0030				****	*****				
	34024	_	175007	IMM		CMHI		376B	S1 = 400 = LI * 0
	34025		141007			IOR	S1	S1	S1 = LI * SC
0033	34026	010	040606		IOG		IRCM	S1	EXECUTE LI* SC
0034	34027	3 53	007023	IMM	L4	CMLO	S 1	303B	S1=1700=STC 0.C
0035	34030	010	141007			IOR	S1	51	S1 = STC SC C
0036	34031	010	013047				S2	101	S2 = DATA
0037				******	****	****	****	******	*****
0038				* READ BUFFER	ADDR	ESS FI	R MOF	UFAD INT	D S4 #
0039				* FORM CLC SC	IN S	3			*
0040				* PLACE UPDAT	ED BUI	FFER	DDRE	SS IN S5	(\$5=\$4+1) *
0041				* WRITE UPDAT					
0042				******				+	
	34032	227	174707	READ		INC	PNM	Ρ	READ BUF ADDR
	34033		107123	IMM		CMLO		143B	S3=4700=CLC 0
	34034		145107	A 1 1 1		IOR	S 3	53	S3 = CLC SC
	34035		001147			TOK	55 54	TAB	S4 = BUF ADDR
	34035		147207			TNO	54 S5	S4	S5 = NEXT ADDR
	34036			WOTE		INC	TAB	54 S5	UPDATE BUF ADDR
	34031	210	050007	WRTE				35	OFDATE BUT ADDR
0049							-		
0050				* WRITE DATA			•		
0051				****	*****	*****		~	
	34040		046647				M	S4	M = BUF ADDR
0053	34041	210	042007	WRTE			TAB	S2	WRITE DATA

EXAMPLE 4: DRIVER MICROPROGRAMMED PRIVILEGED SECTION (Sheet 2 of 3)

PAGE 0003 RTE MICRO-ASSEMBLER REV.A 760805

0055				***	*****		******	******
0056				* READ (& UPDATE)				
0057				* FORM STC 4 IN S				*
0058				* WRITE UPDATED D				*
0059						.,		****
-	34042	227	174707	READ	INC	PNM	ρ	READ DATA COUNT
	34043		073062	IMM L1	CMLO		358	S2 = 704 = STC 4
	34044		143047	1 444 61	INC	52 52	S2	$S^2 = 704 = 310 4$ $S^2 = 705 = STC 5$
	34045		101147		INC	52 S4	TAB	S4 = NEW COUNT
	34045	- · ·	046007	WRTE	INC	54 Tah	S4	WRITE NEW COUNT
0065	34040	210	046007			IAD	54	WRITE NEW COUNT
0066				* UPDATED COUNT =				
0067				******		0.10		
	34047	350	043302		X ALZ	PJS	STC	NO, STC SC+C
0069				*****				
0070				* TURN OFF DEVICE				
0071				*************				
	34050	010	044606	IOG		IRCM		EXEC CLC SC
0073				******				*****
0074				PLACE ADDRESS 0				*
0075				* READ ADDRESS OF	EQT15	USIN	G SI & IND	IRECT ROUTINE *
0075				* FORM ADDRESS OF	EQ4 T	N S1	(S1=S1+1)	*
0077				✤ FORM -1 IN S3.	WRITE	-1 IN	TO EQTIS	4
0078				****	****	****		****
	34051	343	172507	********************* I MM	***** LOw	***** L		*************** L = 177775 = −3
0079	34051 34052		172507 175007				*********	
0079 0080		004			LOW	L	375B	L = 177775 = -3
0079 0080 0081	34052	004 230	175007	Імм	LOW	L S1	3758 P	L = 177775 = -3 S1 = EQ15 ADDR
0079 0080 0081 0082	34052 34053	004 230 300	175007 040647	IMM READ	LOW	L S1	3758 9 51	L = 177775 = -3 S1 = EQ15 ADDR
0079 0080 0081 0082 0083	34052 34053 34054	004 230 300 007	175007 040647 012477	IMM READ	LOW SUB	L S1 M	3758 9 51 INDIRECT	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4
0079 0080 0081 0082 0083 0083	34052 34053 34054 34055	004 230 300 007 343	175007 040647 012477 141007	IMM READ JSB IOF	LOW SUB F INC	L S1 M S1	3758 9 51 INDIRECT 51	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR
0079 0080 0081 0082 0083 0083	34052 34053 34054 34055 34055	004 230 300 007 343	175007 040647 012477 141007 177107	IMM READ JSB IOF IMM	LOW SUB F LOW	L S1 M S1 S3 TAB	3758 9 51 INDIRECT 51 3778 53	L = $177775 = -3$ S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = $177777 = -1$ S3 EQT15 = -1
0079 0080 0081 0082 0083 0084 0085 0086	34052 34053 34054 34055 34055	004 230 300 007 343	175007 040647 012477 141007 177107	IMM READ JSB IOF IMM WRTE	LOW SUB F LOW	L S1 M S1 S3 TAB	3758 P S1 INDIRECT S1 3778 S3	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1
0079 0080 0081 0082 0083 0083 0084 0085 0086 0086	34052 34053 34054 34055 34055	004 230 300 007 343	175007 040647 012477 141007 177107	IMM READ JSB IOF IMM WRTE ****************** * READ ADDRESS OF	LOW SUB F INC LOW ******	L S1 M S3 TAB *****	3758 P S1 INDIRECT S1 3778 S3 ********** S1 & INDI	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************************************
0079 0080 0081 0082 0083 0084 0085 0086 0086 0087 0088	34052 34053 34054 34055 34055	004 230 300 007 343	175007 040647 012477 141007 177107	IMM READ JSB IOF IMM WRTE **************** * READ ADDRESS OF * TURN ON BIT 12	LOW SUB F INC LOW ****** EQT4 IN VAL	L S1 M S3 TAB ***** USING UE RE	3758 P S1 INDIRECT S1 3778 S3 ********** S1 & INDI AD FROM EQ	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************************************
0079 0080 0081 0082 0083 0084 0085 0086 0086 0087 0088 0089	34052 34053 34054 34055 34055	004 230 300 007 343	175007 040647 012477 141007 177107	IMM READ JSB IOF IMM WRTE *************** * READ ADDRESS OF * TURN ON BIT 12 * WRITE UPDATED E	LOW SUB F INC LOW ****** EQT4 IN VAL QT4 VA	L S1 M S3 TAB ***** USING UE RE LUE I	3758 P S1 INDIRECT S1 3778 S3 ********** S1 & INDI AD FROM EQ NTO EQT4	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************* RECT ROUTINE * T4 *
0079 0080 0081 0082 0083 0084 0085 0086 0086 0087 0088 0089 0090	34052 34053 34054 34055 34056 34056 34057	004 230 300 007 343 210	175007 040647 012477 141007 177107 044007	IMM READ JSB IOF IMM WRTE * READ ADDRESS OF * TURN ON BIT 12 * WRITE UPDATED E *****	LOW SUB F INC LOW ****** EQT4 IN VAL QT4 VA	L S1 M S3 TAB ##### USING UE RE LUE I #####	3758 P S1 INDIRECT S1 3778 S3 ************** S1 & INDI AD FROM EQ NTO EQT4 ********	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************************************
0079 0080 0081 0082 0083 0084 0085 0086 0086 0087 0088 0089 0090	34052 34053 34054 34055 34056 34057 34057	004 230 300 007 343 210 230	175007 040647 012477 141007 177107 044007	IMM READ JSB IOF IMM WRTE ************************* * READ ADDRESS OF * TURN ON BIT 12 * WRITE UPDATED E ***********	LOW SUB F INC LOW ****** EQT4 IN VAL QT4 VA #*****	L S1 M S3 TAB ***** USING UE RE LUE I	3758 P S1 INDIRECT S1 3778 S3 *********** S1 & INDI AD FROM EQ NTO EQT4 *********	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************* RECT ROUTINE * T4 *
0079 0080 0081 0082 0083 0084 0085 0086 0086 0087 0088 0089 0090 0091 0092	34052 34053 34054 34055 34056 34057 34057 34060 34060	004 230 300 007 343 210 230 300	175007 040647 012477 141007 177107 044007 044007	IMM READ JSB IOF IMM WRTE ************************************	LOW SUB F INC LOW ****** EQT4 IN VAL QT4 VA ******	L S1 M S3 TAB ##### USING UE RE LUE II ##### M	3758 P S1 INDIRECT S1 3778 S3 *********** S1 & INDI AD FROM EQ NTO EQT4 ********** S1 INDIRECT	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************************************
0079 0080 0081 0082 0083 0084 0085 0086 0086 0087 0088 0089 0090 0091 0092 0093	34052 34053 34054 34055 34056 34057 34057 34060 34061 34062	004 230 300 007 343 210 230 300 347	175007 040647 012477 141007 177107 044007 044007 0440647 012477 136507	IMM READ JSB IOF IMM WRTE ************************* * READ ADDRESS OF * TURN ON BIT 12 * WRITE UPDATED E ***********	LOW SUB F INC LOW EQT4 IN VAL QT4 VA ****** F HIGH	L S1 M S3 TAB ##### USING UE RE LUE I ##### M	********* 3758 P S1 INDIRECT S1 3778 S3 *********** S1 & INDI AD FROM EQ NTO EQT4 ********** S1 INDIRECT 3578	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************************************
0079 0080 0081 0082 0083 0084 0085 0086 0086 0087 0088 0089 0090 0091 0092 0093 0094	34052 34053 34054 34055 34056 34057 34057 34060 34061 34062 34063	004 230 300 007 343 210 230 300 347 011	175007 040647 012477 141007 177107 044007 044007 044007	IMM READ JSB IOF IMM WRTE ************************************	LOW SUB F INC LOW ****** EQT4 IN VAL QT4 VA ******	L S1 M S3 TAB ##### USING UE RE LUE I ##### M L S1	********* 3758 P S1 INDIRECT S1 3778 S3 *********** S1 & INDI AD FROM EQ NTO EQT4 ********** S1 INDIRECT 3578 TAB	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************************************
0079 0080 0080 0082 0083 0084 0085 0086 0086 0087 0088 0089 0090 0091 0092 0093 0094 0095	34052 34053 34054 34055 34056 34057 34057 34060 34061 34062 34063 34064	004 230 300 007 343 210 230 300 347 011 210	175007 040647 012477 141007 177107 044007 044007 044007	IMM READ JSB IOF IMM WRTE ************************************	LOW SUB F INC LOW EQT4 IN VAL QT4 VA ****** F HIGH	L S1 M S3 TAB ##### USING UE RE LUE I ##### M	********* 3758 P S1 INDIRECT S1 3778 S3 *********** S1 & INDI AD FROM EQ NTO EQT4 ********** S1 INDIRECT 3578 TAB S1	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************************************
0079 0080 0080 0082 0083 0084 0085 0086 0086 0087 0088 0089 0090 0091 0092 0093 0094 0095 0096	34052 34053 34054 34055 34056 34057 34057 34060 34061 34062 34063	004 230 300 007 343 210 230 300 347 011 210	175007 040647 012477 141007 177107 044007 044007 044007	IMM READ JSB IOF IMM WRTE ************************************	LOW SUB F INC LOW ****** EQT4 IN VAL QT4 VA ****** F HIGH SONL	L S1 M S3 TAB ***** USING UE RE LUE I ***** M L S1 TAB	********* 3758 P S1 INDIRECT S1 3778 S3 *********** S1 & INDI AD FROM EQ NTO EQT4 ********** S1 INDIRECT 3578 TAB S1 MPSTAT	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************************************
0079 0080 0080 0082 0083 0084 0085 0086 0087 0088 0087 0088 0089 0090 0091 0092 0093 0094 0095 0096 0097	34052 34053 34054 34055 34056 34057 34057 34060 34061 34062 34063 34064	004 230 300 007 343 210 230 300 347 011 210	175007 040647 012477 141007 177107 044007 044007 044007	IMM READ JSB IOF IMM WRTE * READ ADDRESS OF * TURN ON BIT 12 * WRITE UPDATED E * WRITE UPDATED E * WRITE UPDATED E JSB IOF IMM WRTE JMP	LOW SUB F INC LOW ****** EQT4 IN VAL QT4 VA ****** F HIGH SONL	L S1 M S3 TAB ***** USING UE RE LUE I ***** M L S1 TAB *****	********* 3758 P S1 INDIRECT S1 3778 S3 ************ S1 & INDI AD FROM EQ NTO EQT4 *********** S1 INDIRECT 3578 TAB S1 MPSTAT ******	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************************************
0079 0080 0080 0082 0083 0084 0085 0086 0086 0087 0088 0089 0090 0091 0092 0093 0094 0095 0096 0097 0098	34052 34053 34054 34055 34056 34057 34057 34060 34061 34062 34063 34064	004 230 300 007 343 210 230 300 347 011 210	175007 040647 012477 141007 177107 044007 044007 044007	IMM READ JSB IOF IMM WRTE ************************************	LOW SUB F INC LOW ****** EQT4 IN VAL QT4 VA ****** F HIGH SONL ****** R NEXT	L S1 S3 TAB ***** USING UE RE LUE I ***** M L S1 TAB ***** H UPU	********* 3758 P S1 INDIRECT S1 3778 S3 *********** S1 & INDI AD FROM EQ NTO EQT4 *********** S1 INDIRECT 3578 TAB S1 MPSTAT ********** T (EXECUTE	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************************************
0079 0080 0080 0081 0082 0083 0084 0085 0086 0087 0088 0089 0090 0091 0092 0093 0094 0095 0096 0097 0098 0099	34052 34053 34054 34055 34056 34057 34057 34060 34061 34062 34063 34064	004 230 300 007 343 210 230 300 347 011 210 327	175007 040647 012477 141007 177107 044007 044007 044007	IMM READ JSB IOF IMM WRTE * READ ADDRESS OF * TURN ON BIT 12 * WRITE UPDATED E * WRITE UPDATED E * WRITE UPDATED E JSB IOF IMM WRTE JMP	LOW SUB F INC LOW ****** EQT4 IN VAL QT4 VA #***** F HIGH SONL ****** R NEXT	L S1 S3 TAB ***** USING UE RE LUE I ***** M L S1 TAB ***** H UPU	********* 3758 P S1 INDIRECT S1 3778 S3 *************** S1 & INDI AD FROM EQ NTO EQT4 ************************************	L = 177775 = -3 S1 = EQ15 ADDR GET EQT15 ADDR S1 = ADDR OF EQ4 S3 = 177777 = -1 S3 EQT15 = -1 ************************************

EXAMPLE 4: DRIVER MICROPROGRAMMED PRIVILEGED SECTION (Sheet 3 of 3)

PAGE 0004 RTE MICRO-ASSEMBLER REV.A 760805

20102				*******		*****		*****	******	o	
0103									PTFL=0?)		
0104								- , .	*******		
	34067	227	174707	MPSTAT	READ		INC		P		MPTEL
	34070		012477		JSB	IOFF	1/10		INDIRECT	ne no	
	34071		000743			ION			TAR	MPTEI	= 0 ?
	34072	_	043602		JMP	CNDX	AL 7	RJS	*+2	-	LEAVE
0109				*	•	•	··•• ··				. PROT. OFF
0110				*******	****	*****	*****	*****	*****		• • • • • • • • • •
0111				* TURN (ON MEM	ORY P	POTEC	T (EX	ECUTE STC	5) *	
0112									********		
0113	34073	010	042606			IOG		IRCM	S2	EXEC	STC 5
0114				*****	*****	*****	****	****	********	*****	****
0115				* !! OM	IT IF	OPERA	TING	SYSTE	M IS RTE	2 !!	*
0116				* RESTO	RE DMS	STAT	US, E	XIT (JMP JRS I	.E. 203	354R) *
0117				******	*****	****	****	*****	*******	****	****
0118	34074	227	174707		READ		INC	PNM	ρ	JRS E	EXPECTS A
0119	34075	324	016607		JMP				JRS	REA	AD OF DMSTS
0120				*******	*****	*****	*****	****			
0121				* !! DO	ONLY	FOR R	TE 2	!! *			
0122				* PERFOR	RM A J	MP PM)	(X,I	*			
0123				*****	*****	****	****	****			
0124				*			INC	Р	P	P =>	DEF PMXX,I
0125				4	READ		INC	PNM	Ρ	READ	PMXX ADDR
0126				4	JSB	IOFF			INDIRECT		
0127				*	READ	MPCK	INC	Ρ	M	JMP I	PMXX,I
0128				*	RTN	ION					
0129					END						

END OF PASS 2: NO ERRORS

APPENDIXES

Appendix A ABBREVIATIONS AND DEFINITIONS

ABBREVIATIONS AND DEFINITIONS

An alphabetically arranged listing of abbreviations and definitions used in the manual follows. The listing does not contain definitions of terms such as X-register, S-register, etc., or definitions for languages (FORTRAN, etc.) and other commonly used terms such as K, nS., etc. Pseudo-

microinstructions, abbreviations and definitions for micro-orders, and main memory (Assembly language) instructions are not included either. Refer to the computer operating and reference manual or to micro-order lists in this manual for explanations of these mnemonics.

ABBREVIATION

DEFINITION



APPENDIX

A

AAF	A-Addressable Flip-flop
ACM	Association of Computer Manufacturers
ALU	Arithmetic/Logic Unit or ALU field (word type I microinstruction)
ASG	Alter-Skip Group (machine instruction category)
BAF	B-Addressable Flip-flop
BKTBL	Breakpoint table (MDE)
BRCH	Branch micro-order field, word type III or IV microinstruction
BSM	Batch Spool Monitor (RTE subsystem software module)
CIR	Central Interrupt Register
$\mathbf{C}\mathbf{M}$	Control memory
CMAR	Control Memory Address Register
CNDX	Condition field, word type II microinstruction
CNTL	Control
CNTR	Counter, either the lower eight bits of the Instruction Register or a micro-order.
COND	Condition field, word type III microinstruction
CPU	Central Processor Unit
CRT	Cathode ray tube (console device)
DCPC	Dual Channel Port Controller (computer accessory)
DMS	Dynamic Mapping System (13305A accessory)
DSPI	Display indicator register or a micro-order
DSPL	Display register or a micro-order
DVR36	Driver 36 for WCS board (12978A and 13197A)
EAG	Extended Arithmetic Group (machine instruction category)
EAU	Extended Arithmetic Unit (machine category)

ABBREVIATION

DEFINITION

EDITR	RTE System Interactive Editor software module
EIG	Extended Instruction Group (machine instruction category)
EOF	End of file
EQT	RTE system equipment table
ESP	Engineering supplement package
EXEC	RTE system call to operating system
FAB	Firmware Accessory Board (13304A 3.5K CM storage accessory)
FF	Flip-flop (single-bit storage element)
FFP	Fast FORTRAN Processor (computer accessory)
FFT	Fast Fourier Transform
FMGR	File Manager (RTE system)
FPP	Hardware Floating Point Processor
HP	Hewlett-Packard
I/O	Input/Output
IBL	Initial Binary Loader
IC	Integrated circuit
IOG	Input-Output Group (machine instruction category)
IR	Instruction Register
KB/S	Kilobytes per second
KP/S	Kilopairs per second
KW/S	Kilowords per second
LED	Light-Emitting Diode (indicators on the computer)
LG	Load and Go (tracks in RTE system)
LOADR	RTE system loader (program name)
LS	Logical Source (tracks in RTE system)
LU	RTE system Logical Unit designator
Μ	M-register
MDE	Microdebug Editor (microprogramming support software)
MDEP	Name for MDE user scheduled (stand-alone) program
MDES	Name for MDE callable (subroutine) program
MEAR	Memory Address Register (DMS)
MEM	Memory Expansion Module (part of DMS)
MICRO	eq:program name for RTE Microassembler (microprogramming support software)
MIR	Microinstruction Register

ABBREVIATION

DEFINITION

MJL	Microjump Logic
MOD	Modifier field, word type II microinstruction
MP	Memory Protect
MPP	Multiprogrammable Processor Port
MRG	Memory Reference Group (machine instruction category)
MXREF	Name for RTE Microassembler Cross-Reference Generator (micro- programming support software)
OP	Operation field, word type I and II microinstructions
Р	P-register
pROM	Programmable Read-Only Memory (integrated circuits)
PTGEN	Program name for pROM Tape Generator (microprogramming support software)
R-S	Rotate/shift (logic)
RAM	Random Access Memory
ROM	Read-Only Memory (used in control memory, map logic, etc.)
RPL	Remote Program Load Configuration switches
RTE	Real Time Executive (operating system)
RU	RTE system command designation
\mathbf{SC}	Select code
SRG	Shift-Rotate Group (machine instruction category)
STR	Store field, word type I and II microinstructions
SYS	System
TTY	Teleprinter (console device)
UCS	User Control Store (13047A 2K CM storage accessory)
UIG	User Instruction Group (machine instruction category)
USR	User
WCS	Writable Control Store (13197A 1K storage accessory)
WCSLT	WCS logical unit table
WLOAD	$WCS \ I/O \ Utility \ (library) \ routine \ (microprogramming \ support \ software)$
XFER	Transfer

Appendix B MICROINSTRUCTION FORMATS

MICROINSTRUCTION FORMATS

The four word type formats accepted by the microassembler appear below. The same type information appears at the top of the microprogramming form contained in appendix D.

Word Type 1	LABEL	ОР	SPECIAL	ALU	STORE	S-BUS	COMMENTS
Word Type 2	LABEL	"IMM"	SPECIAL	SPECIAL MODIFIER STORE OPERAND		COMMENTS	
Word Type 3	LABEL	BRANCH	"CNDX"	CONDITION	BRANCH SENSE	ADDRESS	COMMENTS
Word Type 4	LABEL	"JMP" OR "JSB"	MODIFIER/ SPECIAL	\succ	\ge	ADDRESS	COMMENTS
	FIELD 1	FIELD 2	FIELD 3	FIELD 4	FIELD 5	FIELD 6	FIELD 7
	1	10	15	20	25	30	40 72

OBJECT MICROCODE

The HP 1000 E-Series or F-Series object code microinstruction is represented by a nine digit octal number, as follows:

XXX XXXXXX

Example:

The left three digits represent bits 23-16 of the microinstruction (the leftmost digit represents bits 23 and 22). Of the remaining six digits, the leftmost represents bit 15 and the other five represent bits 14-0.

Construct the octal representation of an object code microinstruction in the following way. Determine the binary codes of the required micro-orders from appendix C. Form the codes, according to fields, into a 24-bit string. Convert the string to octal by grouping bits.

					_
Ор	Special	ALU	Store	S-bus	
ARS	L1	PASS	В	В	Micro- orders

Op	ALU	S-bus	Store	Special	
			00100	10010	Object
$\overline{\sqrt{7}}$	19 	0 1 0	9		Code ine Digit ctal Number

Appendix C MICRO-ORDER SUMMARY AND SPECIALIZED MICROPROGRAMMING

MICRO-ORDER SUMMARY AND SPECIALIZED MICROPROGRAMMING

APPENDIX

С

BINARY FIELD MICRO-ORDER SUMMARY

MICROASSEMBLER	→ 10	MODIFIER/ SPECIAL 15 4 - 0	ALU 20 19 - 15	JMP COND 20 19 - 15	IMMEDIATE MODIFIER 20 19 - 18	STORE 25 9 - 5	BRANCH SENSE 25 14	S-BUS 30 14 - 10
WORD TYPES	I - IV	I - IV	I	III	II	I, II	III	I
Bit Pattern								
00000	* NOP	RTN	DEC	ALZ	LOW	ТАВ	† RJS	ТАВ
00001	ARS	§JTAB	OP11	ONES	HIGH	САВ		CAB
00010	CRS	CNDX	OP10	COUT	CMLO	‡MPPA		‡MPPA
00011	LGS	** ION	DBLS	AL0	CMHI	A		A
00100	NRM	** RJ30	OP8	LO		в		В
00101	DIV	** J74	OP7	L15		**100		** IOI
00110	LWF	** IOG	ADD	RUN		DSPL		DSPL
00111	MPY	*NOP	OP6	** HOI		DSPI		DSPI
01000	WRTE	SRUN	OP5	CNT4		± MPPB		‡ MPPB
01001	READ	‡MPP2	SUB	IR11		1 MEU		± MEU
01010	ENV	‡ MESP	OP4	RUNE		L		** CIR
01011	ENVE	cov	OP3	NMLS		CNTR		CNTR
01100	JSB	sov	ZERO	1 MPP		** IRCM		LDR
01101	JMP	PRST	OP2	CNT8		M		M
01110	IMM	CLFL	OP1	NSFP		PNM		** DES
01111	RTN	STFL	INC	AL15		* NOP		*NOP
10000		**SRG2	* PASS	NLDR		S 1		S1
10001		** SRG1	IOR	NSTB		S2		S2
10010		L1	SONL	NINC		S 3		S3
10011		L4	ONE	NDEC		S 4		S 4
10100		R 1	AND	NRT		S5		S5
10101		DCNT	PASL	NLT		S 6		S6
10110		ICNT	XNOR	NSTR		S 7		S 7
10111		RPT	NSOL	NMDE		S 8		S 8
11000		ASG	SANL	FLAG		S 9		S 9
11001		IAK	XOR	Е		S10		S10
11010		‡ MPP1	CMPL	NINT		S 11		S11
11011		§ FTCH	NAND	OVFL		SP		SP
11100		‡ INCI	OP13	NSNG		X		x
11101		SHLT	NSAL	** SKPF		Y		Y
11110		‡ MPCK	NOR	IR8		Р		Р
11111		**IOFF	CMPS	MRG		s		s

*Default micro-order.

 \ddagger If no RJS, bit 14 = 0.

 \ddagger Means not normally used by user microprogrammer unless a specific accessory is installed.

 \S Means included here for completness only; reserved for exclusive use of system microprogrammers.

Not normally used by user microprogrammer.

**Use with caution (i.e., be completely familiar with the function.)

SPECIAL USE MICRO-ORDERS

Two micro-orders (FTCH and JTAB) assigned to the word type I Special field are used only in the base set. These two micro-orders are listed in table 4-1 and in the various micro-order summaries only for completeness. They are not to be used in "normal" user microprogramming because of their complex functions and effect on the Save Stack. However, if you are planning to do system emulation, you may have need of the summary information presented below.

FTCH. The FTCH micro-order does the following:

- a. Stores the present contents of the M-register into the Memory Protect Violation register if Memory Protect is installed. This is usually the address of the next Assembly language instruction to be executed.
- b. Clears the Memory Protect Violation Flag flip-flop and Indirect Counter if Memory Protect is installed.
- c. Clears the L-register and the CPU flag.
- d. Resets microsubroutine Save Stack address logic.

JTAB. The JTAB micro-order is used to complete the Fetch microroutine and begin the execution operation. JTAB works as follows:

a. If INCI was not specified in the Special field of the previous microinstruction, JTAB calls for the CMAR to be loaded with an execution microroutine address dependent upon the eight most significant bits (15-8) of the IR. These eight bits functions as an address to the Jump Table, the contents of which become the target branch address.

If INCI was specified in the previous microinstruction, the branch as described above is made only if the condition mapped by bits 19-14 of the microinstruction is met. The condition will be coded with ALU and S-bus field micro-orders, *not* Condition field (word type III) micro-orders. For example, JTAB is used once in the base set at CM location 2. The Condition field is represented by the ALU field (INC) which has the same bit pattern as AL15 in the Condition field. Bit 14 of the microinstruction is one (P is in the S-bus field) so the RJS feature is enabled. Therefore the branch through the Jump Table will only by made if the conditions of AL15 RJS are met. When the specified conditions are met bit 15 of the IR is masked to Look-up table, then the branch through the jump table address in IR bits 15-8 is executed.

- b. If the Run flip-flop is reset or an I/O interrupt is pending and not held off by the Interrupt Enable flip-flop (refer to IOFF in the Special field, table 4-1) and INCI was not specified in the previous microinstruction, the operation in the store field is inhibited and a branch to CM location 6 will occur instead of a branch to the address specified by the Jump Table.
- c. Inhibits the operation specified in the Store field if a Memory Reference Group instruction is in the IR and bit 15 out of ALU was set during the previous word type I or II microinstruction or, if a JMP, JSB, STA, STB, or ISZ Assembly language instruction is in the IR. Logically:

$$\label{eq:Inhibit Store} \begin{split} \text{Inhibit Store} &= \text{JTAB}[(\text{IR14} + \text{IR13} + \text{IR12}) \text{ AL15} + \text{IR14} \cdot \text{IR12} \cdot \text{IR11} + \text{IR14} \cdot \text{IR13} \cdot \text{IR12} + \\ & \text{IR14} \cdot \text{IR13} \cdot \text{IR11}] \end{split}$$

d. Turns on the Interrupt Enable flip-flop.

e. Initializes the microsubroutine Save Stack address logic.

Because of JTAB's complex functional structure, and intended use (it can be seen only at locations 00001, 00003 and 00305 in the base set), it should *not* be used in normal "user" microprogramming.

MAPPING DETAILS

Section 6 provides information on usable UIG instructions and related CM entry point addresses. An understanding of that information is prerequisite to the material in this appendix. The base set mapping procedure, UIG instruction decoding (bits 15 through 8), module selection code indexing (bits 8 through 4), and secondary indexing (bits 3 through 0), are explained below. These explanations primarily concern UIG mapping but, some information on the HP reserved areas is also included so that if you plan system emulation the appropriate data can be extracted. It should be noted that it is not intended that the HP 21MX E-Series Computer base set be changed. The base set mapping concept is applicable to any instruction placed in the IR.

UIG DECODING

The base set FETCH microroutine will normally be used to store the UIG instruction in the IR. This procedure occurs during execution of the microinstruction at CM location 00000. (See the base set listing in appendix G for all references to CM base set locations included in this discussion.) Figure C-1 illustrates UIG instruction bit patterns. Note that bits 15 thorugh 9 must have a 101 or 105 (octal) value to fall within this instruction group.

At location 00001 in the base set, a JTAB micro-order causes examination of bits 15 through 8 of the IR and *conditionally* causes this upper byte to be taken as an index (address) to the ROM Jump Tables. For the JTAB conditions, refer to the JTAB explanation in this appendix immediately preceding this mapping discussion. As seen in figure C-1, the upper 8 bits of a UIG instruction (in the IR), when examined by JTAB, will be decoded as a 203, 212 or 213 (octal) value if they fall within the UIG. The applicable value is applied to the Jump Tables as the lower three (octal) digits of the Jump Table address (first two digits, 02, masked off). (See the Jump Table listing at the end of appendix G). The lower bits of the value unloaded from the Jump Tables are applied to the CMAR as the CM location to be branched to in the first step in determining the desired final CM location.

UIG Jump Table addresses 02203 and 02213 (bit 8 of the IR equals 1 in each case) both cause value 000 000107 (octal) to be unloaded from the ROM Jump Tables. (See appendix G.) This, in turn, is used as the CMAR location value 00107 to obtain the next microinstruction. Hence, it can be seen from the Jump Table listing that for UIG instructions beginning 101xxx and 105xxx (xxx equals values as shown in table 6-1), a branch to location MAC1 (00107) in the base set will be made. This means bit 11 (the bit causing the difference between 101 and 105) can be used (as described in paragraph 6-3) to pass A- and B-register information from main memory to all CM locations mapped to by UIG instructions beginning with either code. Note, from table 6-1, that bit 11 is not usable for this purpose when mapping to modules that only have UIG instructions with bits 15 through 9 equal to 105 (octal) available (e.g., user modules 60 and 62).

If UIG instructions 105400 through 105777 are used (02213 applied as an address to the Jump Tables), it can be seen from the base set, Jump Table listings, and figure C-1 that all mapping will be through MAC1 (CM location 00107 in the base set) for this first step. If UIG instructions 105000 through 105377 are used (02212 applied as an address to the Jump Tables) it can be seen that all mapping will be through MACO (CM location 00103 in the base set) for this first step.

Appendix C

MODULE SELECTION

Step 2 in figure C-1 illustrates that module selection is made as the second step (primary map) toward the desired final CM location. The UIG module selection code, composed of UIG instruction bits 8 through 4, is used in determining mapping to a particular CM module. A group of modules (as implied in the preceding paragraph) to be mapped to is determined by examination of bit 8. Examination of bits 7 through 4 of the UIG instruction determines the module to be mapped to within the selected group.

Figure C-2 shows the bit patterns available for all UIG instructions. Note that with the five bits (8 through 4) of the module selection code, 32 combinations are possible. This means 32 module entry points are available. Bit 8 (used to select CM location 00103 or 00107, at labels MAC0 or MAC1) determines whether mapping will be through MACTABL0 or MACTABL1 in the base set Primary Mapping Table. It can be seen (in figure C-2 and the base set listings) that if bit 8 equals 0, MACTABL0 will be used and if bit 8 equals 1, MACTABL1 will be used.

From base set locations 00103 (label MAC0) or 00107 (label MAC1) in the Input-Output Group microroutines, a word type IV branch is made to either MACTABL0 or MACTABL1, respectively, using a J74 micro-order. This micro-order examines bits 7 through 4 of the UIG instruction in the IR to determine the module to be mapped to within the group selected by bit 8 (MACTABL0 or MACT-ABL1).

This discussion is best followed by referring to the base set listing (appendix G) in conjunction with figure C-2. MACTABL1 begins at CM location 00760 and extends through CM location 00777 (16 locations). MACTABL0 begins at CM location 01000 and extends through CM location 01017 (16 locations). Both these (above) are in the base set Primary Mapping Table.

The J74 micro-order (at MAC0 or MAC1) replacement of bits 8 through 5 in the microinstruction branch address field by bits 7 through 4 from the IR completes the second step in mapping (the primary map). With completion of this step, the offset for entry into the Primary Mapping Tables is determined; i.e., the specific control memory module is determined). See figure 4-5, Jump Address Decoding, and the J74 micro-order explanation in table 4-1 for information on branch address field modifications using the J74 micro-order for indexing.

Compare figure C-2 and the base set Primary Mapping Table and you will notice that HP reserved modules 2, 3, 32, and 39 have 2, 6, 2, and 3 entry points (respectively) assigned. CM entry points mapped to are so noted in figure C-2, and note in the base set Primary Mapping Table that modules 3 and 39 do not have branch address modification micro-orders (RJ30) in their microinstructions. Some study of the situation is required if you are going to attempt changes to this system and as mentioned in section 6, the description is beyond the scope of this manual. The discussion for the generally used third step in mapping (secondary) index follows.

SECONDARY INDEX

By examining figure C-2 and the Primary Mapping Table, it can be seen that all modules of the User Instruction Group (except 2, 3, 32 and 39 mentioned above) have a single module selection code assigned. This means that the microinstruction appearing in the Primary Mapping Table for a particular module represents the primary software entry point (step 3 figure C-1) for access to that module. This entry point is expanded to 16 possible entry points per module by the secondary index. That is, as noted in figures C-1 and C-2, (step 3 of mapping to the desired final CM location entry point) examination of bits 3 through 0 of the UIG instruction takes place in MACTABL0 or MACTABL1. This is accomplished by using the RJ30 micro-order in the Special field for the branch microinstructions (shown in the Primary Mapping Table). RJ30 causes bits 8 through 5 of the word type IV microinstruction branch address field to be replaced by bits 3 through 0 of the IR. RJ30 also begins a read operation from main memory as the branch to the desired module begins (indexed into one of the first 16 locations by bits 3 through 0 of the UIG instruction in the IR).

See the information in table 4-1 (RJ30), figure 4-5, and appendix B on branch address modification and decoding. Also, see the information on microassembler pseudo-microinstructions (e.g., ALGN) in section 8 and the information for the ION and IOG micro-orders (used in word type IV) for branch address field modifications.

Appendix C






Figure C-1. UIG Instruction Bit Decoding



		USER INST GROUP (E MAPS IODULE	CONTROL MEMORY STARTING	
	INST	RUCTION R	EGISTER	BITS	_				HP	USER	ADDRESS	COMMENTS
,	15 14 13 12 11	10 9 8	765	4 3	2	1	0					
(212) MAC0			0 0 0 0 0 0 0 0 1 0 1 0 0 1 1 0 1 1 0 1 1	0 W 1 0 1 0 1 0 1 0 1 1	/ x 	Y	Z	0. BIT 8= 0	3 3 3 3 3 3 3	60 62	01433 01433 01522 01561 01405 01400 36000 37000	FAD FSB FMP FDV FIX FLT USER'S AREA USER'S AREA
			1 0 0 1 0 1 1 0 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1				A MACTABLO.	34 35 36 37 38 40 44 45		21000 21400 22000 22400 23000 24000 26000 26000 26400	FFP FFP HP RES. (RTE HP RES. (RTE HP RES. HP RES. HP RES. HP RES.
(203 or 213) MAC1	1 0 0 0 N 1 0 0 0 0 N 1 0 0 0 0 N 1 0 0 0 0 N (N=10		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0				A MACTABL1, BIT 8= 1	39 39 39 39 32 32 2 2 2	(Note 5) (Note 5) 46 (Note 5) 47 48 49 50 56 57 58 59 (Note 4) (Note 4)	23420** 23420** 27000 23400 30000 30400 31000 34000 34000 35000 35400 20000 20020 01020 01040	HP RES HP RES USER'S AREA USER'S AREA USER'S AREA USER'S AREA USER'S AREA USER'S AREA USER'S AREA USER'S AREA USER'S AREA DMS DMS EIG EIG
	JUMP TAE INDEX	BLE SELE (32 POS	MODULE CTION CO SSIBLE CO	DES)	MC (NC	FSE IN DDUL DTE	E 1)					
								S MAKING UP A		OF CODE	.S.	
			ION RES.	MEAN				SSES ARE IN OC		NS IN THE (COMMENTS A	RE
	4.	MODULE 32	2 HAS 32	ENTRY	PO	INTS						
		23420 FOR "USER" INS INDEXED).	USE IN ON STRUCTIO	NE OF INS MA	THE AP D 3 TH			WEVER 32 ARE M ISTRUCTIONS. T ' TO THE ENTRY 0 IN THE PRIMAR	HAT IS, ' POINT	ALL 16 CO T DESIGNA	MBINATIONS TED BY'' (NC	OF DN-

Appendix D MICROPROGRAMMING FORM

	DATE MUTOPRODAM - WARD - WARD <th></th> <th></th> <th>CIAL CIAL DX" CIAL</th> <th>ALU MODIFIER</th> <th>STORE D/</th> <th></th> <th></th> <th>PAC</th> <th>OF 5</th>			CIAL CIAL DX" CIAL	ALU MODIFIER	STORE D/			PAC	OF 5
100 3000 5440 Coments Coments<	OP SEGAL ALU STORE SEUS MONERIA STORE SEUS MONERIA STORE DEGNAND COMMENTS "WW SECAL MONERIA STORE OPENAND COMENTS OPENAND COMENTS "WW SECAL MONERIA STORE OPENAND COMMENTS OPENAND COMENTS "WS" WONTS STELOS SFLEDS SFLEDS <th></th> <th></th> <th>CIAL CIAL DX" CIAL</th> <th>ALU MODIFIER</th> <th>STORE</th> <th></th> <th>COMMENTS</th> <th>Word T</th> <th>Ture 1</th>			CIAL CIAL DX" CIAL	ALU MODIFIER	STORE		COMMENTS	Word T	Ture 1
Two Sector World Sector Sector <th>Tum: SECAL MODIFIE STORE OPERADIC COMMENTS </th> <th></th> <th></th> <th>DX" CIAL</th> <th>MODIFIER</th> <th></th> <th>S-BUS</th> <th></th> <th></th> <th></th>	Tum: SECAL MODIFIE STORE OPERADIC COMMENTS			DX" CIAL	MODIFIER		S-BUS			
Image: source counts Marce counts	Image: Total Control RANCH RANCH COMENSI COMENSI Image: REGISTION REVEN ADDRESS COMMENSI Image: REVEN REVEN REVEN ADDRESS Image: REVEN REVEN REVEN REVEN Image: REVEN REVEN REVEN			DX" C			OPERAND	COMMENTS	Word 1	Type 2
$\begin{array}{ $	NORMEND NORMEND COMMEND 10 10 10 10 10 10 10			FIER/	CONDITION		ADDRESS	COMMENTS	Word T	Lype 3
					X	X	ADDRESS	COMMENTS	Word T	Type 4
				ELD 3 24						
					-					-
				+						-
				+						
						-				
				+						
					-					
	12 30 35 30									
	12 30 25 30									
	15 20 25 30									
	15 20 25 30									
15 20 25 30 40	15 20 25 30									
15 20 25 30 40	15 20 25 30									
		10	15	30			20	40		

HP 21MX SERIES MICROPROGRAMMING FORM

MICROPROGRAMMING FORM


APPENDIX

D

Appendix E OBJECT TAPE FORMATS


OBJECT TAPE FORMATS

Ε




Format of Standard Object Tape (Sheet 1 of 2)

Appendix E



Format of Standard Object Tape (Sheet 2 of 2)



Format of Object Tape for the "S" Microassembler Option

· · ·



Appendix F HP 1000 M-SERIES-TO-HP 1000 E-/F-SERIES MICRO-ORDER COMPARISON SUMMARY

M-SERIES-TO-E-/F-SERIES APPENDIX MICRO-ORDER COMPARISON SUMMARY F

This summary includes a comparison of all the HP 21MX Computer micro-orders and all E-Series and F-Series Computer micro-orders. If you already have microprograms prepared for HP 21MX Computers the summary will be helpful for making a conversion. Note that some micro-orders have identical mnemonics and bit patterns. In most instances, however, the bit patterns vary. There is a percentage of the micro-orders that are completely new and also, a percentage of micro-orders that have not propagated from the HP 21MX to the newer Series. You should refer to the "dictionary" section of the micro-orders for each computer document to determine the exact meaning and functions of micro-orders you plan to use.

Micro-Order Comparison Summary

FIELD COLUMN NO. (ROM BITS)		RANCH 10 1-20	· ·	PECIAL 15 -0	:	LU 20 1-15	:	20 15		/MOD 20)-18		ORE 25 1-5		CH SENSE 25 14		BUS 30 I-10
COMPUTER	M-	E-/F-	M-	E-/F-	M-	E-/F-	M-	E-/F-	M-	E-/F-	M-	E-/F-	M-	E-/F-	M	E-/F-
Corresponding Bit Pattern																
00000	NOP	NOP	IOFF	RTN	INC	DEC	TBZ	ALZ	HIGH	LOW	ТАВ	ТАВ		RJS	TAB	ТАВ
00001	ARS	ARS	SRG2	JTAB	OP1	OP11	ONES	ONES	LOW	HIGH	САВ	САВ	RJS		CAB	CAB
00010	CRS	CRS	L1	CNDX	OP2	OP10	COUT	COUT	СМНІ	CMLO	т	MPPA			т	MPDA
00011	LGS	LGS	L4	ION	ZERO	DBLS	AL0	ALO	CMLO	СМНІ	L	A			CIR	A
00100	MPY	NRM	R1	RJ30	OP3	OP8	AL15	LO			100	в			101	в
00101	DIV	DIV	ION	J74	OP4	OP7	NMLS	L15			CNTR	100			CNTR	101
00110	LWF	LWF	SRG1	IOG	SUB	ADD	CNT8	RUN			DSPL	DSPL			DSPL	DSPL
00111	WRTE	MPY	RES2	NOP	OP5	OP6	FPSP	ноі			DSPI	DSPI			DSPI	DSPI
01000	ASG	WRTE	STFL	SRUN	OP6	OP5 ·	FLAG	CNT4			IR	MPPB			ADR	MPPB
01001	READ	READ	CLFL	MPP2	ADD	SUB	E	IB11			м	MEU	[М	MEU
01010	ENV	ENV	FTCH	MESP	OP7	OP4	OVFL	RUNE			в	L			В	CIR
01011	ENVE	ENVE	SOV	cov	OP8	OP3	RUN	NMLS			А	CNTR			A	CNTR
01100	JSB	JSB	cov	sov	OP9	ZERO	NHOI	MPP	1		MEU	IRCM			LDR	LDR
01101	JMP	JMP	RPT	PRST	OP10	OP2	SKPF	CNT8			СМ	м			RE\$2	м
01110	IMM	імм	SRGE	CLFL	OP11	OP1	ASGN	NSFP			PNM	PNM			MEU	DES
01111		RTN	NOP	STFL	DEC	INC	IR2	AL15			NOP	NOP			NOP	NOP
10000			MESP	SRG2	CMPS	PASS	NLDR	NLDR			S1	S1			S1	S1
10001			MPCK	SRG1	NOR	IOR	NSNG	NSTB			S2	S2			S2	S2
10010			IOG	L1	NSAL	SONL	NINC	NINC		1	S3	\$3			S3	S3
10011			ICNT	L4	OP13	ONE	NDEC	NDEC			S4	S4			S4	S4
10100			SHLT	R1	NAND	AND	NRT	NRT			S5	S5			S5	S5
10101			INCI	DONT	CMPL	PASL	NLT	NLT			S6	S6			S6	S6
10110			RES1	ICNT	XOR	XNOR	NSTR	NSTR			S7	S7			S7	S7
10111			SRUN	RPT	SANL	NSOL	NRST	NMDE			S8	S8			S8	S8
11000			UNCD	ASG	NSOL	SANL	NSTB	FLAG			S9	S9			S9	S9
11001			CNDX	IAK	XNOR	XOR	NSFP	E			S10	S10			S10	S10
11010			JIO	MPP1	PASL	CMPL	INT	NINT			S11	S11			S11	S11
11011			JTAB	FTCH	AND	NAND	SRGL	OVFL			S12	SP			S12	SP
11100			J74	INCI	ONE	OP13	RUNE	NSNG			х	x			х	x
11101			J30	SHLT	SONL	NSAL	NOP	SKPF			Y	Y			Y	Y
11110			RTN	MPCK	IOR	NOR	CNT4	IR8			Р	Р			Р	Р
11111			JEAU	IOFF	PASS	CMPS	NMEU	MRG			S	S			S	S

Appendix G E-SERIES COMPUTER BASE SET MICROPROGRAM LISTING AND F-SERIES JUMP TABLES

E-SERIES COMPUTER APPENDIX BASE SET MICROPROGRAM LISTING AND F-SERIES JUMP TABLES G

The entire E-Series Computer RTE Microassembler listing for the base set microprogram and F-Series jump tables appear in this appendix. Control memory modules 0 through 3 are used. Information for the ROM Jump Tables is also included at the back of the base set listing. The microprogram listings for the dynamic mapping instructions and the Scientific Instruction Set conclude this appendix.

PAGE 0001	0005 1	RTE MI	ICRO-ASS	EMBLER RE		60818				
0002 0003				\$CODE=%E		REPLAC	CE		0B	
0004 0005				*	21MX	E-SEI	RIES E	BASE S	SET MICROC	ODE
0006				*						
0007 0008				*	1978	-04-04	1	DATE	E CODE 181	4
	00000 00001		000633 174701	FETCH	READ	ҒТСН ЈТАВ			TAB P	IR := T/A/B; M := OP ADR; READ JMP THRU LUTM=P CNDL;P=P+1 CNDL
0012	00002 00003		000674 174701	MRGIND	READ	INCI JTAB		M PNM	TAB P	M := T/A/B; READ JMP LUT CNDLM=P CNDL;P=P+1 CNDL
0014	$00004 \\ 00005$	323	140102 040102		JMP JMP	CNDX		RJS	MRGIND MRGIND	TEST FOR HALT OR INTERRUPT TEST FOR INSTRUCTION STEP
0016	00006	000	075707	*						
0018	00007	323	075707 053242	HORI	JMP	CNDX	DEC RUN	P RJ S	P HALT	P := P-1 TEST FOR HALT
	$00010 \\ 00011$		036771 024677		READ	IAK IOFF	PASS	м	CIR	LOAD CIR; ACKNOWLEDGE INTERRUPT M := CIR; READ TRAP CELL
	$00012 \\ 00013$		033017 000607		READ	STFL	PASS	Sl IRCM	M TAB	Sl := M IR := T/A/B; M := OP ADR; READ
	00014		000047		JMP		1 400	INCH	FETCH+1	IK - I/R/D, M - OF ADA, ADAD
	0006	RTE M	ICRO-ASS	EMBLER RE	V.A 7	60818				
0025				*	MEMO	RY RE	FEREN	CE GR	OUP	
0027 0028				*						
0029	00015 00016		000507 006147	AND	READ RTN		PASS AND		TAB A	L :≖ T/A/B; READ A := A AND T/A/B
0031				*						
	00017 00020		000507 002040	AD*	READ ENVE		PASS ADD		ТАВ САВ	L := $T/A/B$; READ A/B := A/B + $T/A/B$
0034	00021	220	000507	* CP*			D 2 C C		TAB	
0036	00022	014	102747	CP.	READ		PASS XOR	L	CAB	L := T/A/B; READ COMPARE
	00023 00024		000042 174707		RTN READ	CNDX		PNM	P	TEST IF EQUAL M := P; P := P+l; READ
0039	00025		036747		RTN				-	
0040 0041	00026	230	000507	* IOR	READ		PASS	L	TAB	L := T/A/B; READ
0042 0043	00027	370	106147	•	RTN		IOR	A	A	A := A IOR T/A/B
0044	00030	007	101007	ISZ			INC	S 1	TAB	S1 := T/A/B + 1
	00031 00032		040036 041602		WRTE JMP	MPCK CNDX		TAB RJ S	Sl *+2	T/A/B :≖ Sl; WRITE TEST IF ZERO
0047	00033	007	175707		OME	CHDA	INC	P	P	P := P+1
	00034 00035		174707 036747		READ RTN		INC	PNM	P	M := P; P := P+1; READ
0050				*				•		
	00036 00037		000677 112442	JMP,I	READ JSB	IOFF	PASS AL15	м	TAB INDIRECT	M := T/A/B; READ TEST FOR MORE INDIRECTS
0053 0054	00040	367	133736	JMP *	RTN	MPCK	INC	Р	M	P := M+1
0055	00041		000677	JSB,I		IOFF		м	TAB	M := T/A/B; READ
	00042 00043		112442 074036	JSB		CNDX MPCK		ТАВ	INDIRECT P	TEST FOR MORE INDIRECTS T/A/B :≖ P; WRITE
0058	00044	007	133716			CLFL	INC	Р	м	P := M+1
	00045 00046		174707 036747		READ RTN		INC	PNM	P	M := P; P := P+l; READ
0061				* T D *			D100			
0063	00047		000047 036747	LD*	READ RTN		PASS	CAB	TAB	A/B := T/A/B; READ
0064	00051	230	000507	* Xor	READ		PASS	T.	TAB	L := T/A/B; READ
	00052		106147	AUK	RTN		XOR		A	A := A XOR T/A/B

		RTE N	ICRO-AS	SEMBLER RE	EV.A 7	60818	3			
0068 0069 0070				* * *			P GRO			
0073 0074	00053 00054 00055 00056	267 227	002047 102070 174707 036747	* ASGNO* *	READ ENVE READ RTN	ASG	PASS INC INC	CAB CAB PNM	CAB CAB P	READ A/B=A/B + 1 CNDL;RTN CNDL;E CNDL M := P; P :* P+1; READ
0077 0078 0079	00057 00060 00061 00062	267 227	136047 102070 174707 036747	ASGCC*	READ ENVE READ RTN	ASG	ONE INC INC	CAB CAB PNM	CAB P	A/B := ONES; READ A/B=A/B + 1 CNDL;RTN CNDL;E CNDL M := P; P := P+1; READ
0082 0083 0084	00063 00064 00065 00066	267 227	036047 102070 174707 036747	ASGCL*	READ ENVE READ RTN	ASG	ZERO INC INC	CAB CAB PNM	CAB P	A/B := ZEROS; PEAD A/B=A/B + 1 CNDL;RTN CNDL;E CNDL M := P; P := P+1; READ
0087 0088 0089	00067 00070 00071 00072	267 227	102047 102070 174707 036747	ASGCM*	READ ENVE READ RTN	ASG	CMPS INC INC	CAB CAB PNM	CAB CAB P	A/B := CMP A/B A/B=A/B + 1 CNDL;RTN CNDL;E CNDL M := P; P := P+1; READ
0092 0093 0094				* *			ATE G			
0096 0097	00073 00074 00075 00076	010 227	002061 002060 174707 036747	SRG RET	READ READ RTN		PASS PASS INC		CAB CAB P	FIRST SHIFT; CLEAR E CNDL; READ SECOND SHIFT; RTN CNDL M := P; P := P+1; READ
PAGE	0008 1	RTE M	ICRO-ASS	EMBLER RE	V.A 7	60818				
0100 0101 0102 0103				* *			PUT G			
	00077	320	004006	IOG	JMP	IOG			MI*	T2: SYNCHRONIZE AND JUMP
0106 0107 0108	00100 00101 00102	010 370	002507 112747 112047	MI*	READ RTN		PASS IOP IOR		CAB IOI IOI	T3: L := A/B; READ T4: T5: A/B := A/B IOR I/O
0110	00103	320	040005	MACO *	JMP	J74			MACTABLO	
0112 0113	00104 00105 00106 00107	010 370	012747 012747 012047 037005	LI*	READ RTN	174	PASS PASS PASS	CAB	IOI IOI IOI	T3: READ T4: T5: A/B := I/O
0115 0116 0117	00110 00111	230	002747 002247	MAC1 * OT*	JMP READ	J74	PASS PASS	100	MACTABL1 CAB CAB	T3: READ T4: I/O := A/B
0119 0120	00112 00113	320	002247 012005	JTBL1000		J 74	PASS	100	CAB Em1000	T5: I/O := A/B
0122 0123	00114 00115 00116 00117	336 363	036777 103642 003642 000307	CONTROL	READ JMP RTN JMP	IOFF CNDX CNDX	SKPF RUN		RET HORI	T3: READ T4: TEST FOR SKIP FLAG T5: T6: TEST FOR HALT INSTRUCTION

	009 RTE	E MI	CRO-ASSI	EMBLER RE	V.A 76	0818				
0126				*					CROUP	
0127 0128				*	EXTEN	DED A		ETIC	GROUP	
0129				*	DEND					READ
0130 00 0131 00			036747 012447	DLD	READ JSB				INDIRECT	
0132 00)122 (07	133007				INC		M	S1 := M+1
0133 00 0134 00			000147		READ		PASS PASS		TAB Sl	A := T/A/B M := S1; READ
0134 00			040647 000207		READ		PASS		TAB	B := T/A/B := P+1
0136 00)126 2	227	174707		READ		INC	PNM	Р	M := P/P := P+1 READ
0137 00 0138	0127 3	370	036747	*	RTN					
0139 00	0130 2	230	036747	DST	READ					READ
0140 00	0131 3		012447		JSB				INDIRECT	
0141 00	-	-	006036 133007		WRTE	MPCK	PASS		A M	T/A/B := A; WRITE Sl := M + l
0142 00			040647				PASS		 s1	M := Sl
0144 00			002036	ST*	WRTE	MPCK			CAB	T/A/B=A/B; WRITE; ENTRY FOR STA, STB
0145 00			174707		READ		INC	PNM	P	M := P; P := P+1; READ
0146 00 0147	JI 37 3	370	036747	*	RTN					
0148 00			036753	MPY		COV				
0149 00		-	012447		JSB		CMPS	e I	INDIRECT A	Sl=MULTIPLICAND; NSIGN IN OVFL
0150 00			107007 000507		ENV		PASS		TAB	LOAD L WITH MULTIPLIER
0152 00	0144 (006	036227			RPT	ZERO			CLEAR B. INITIATE REPEAT STEP
0153 00			010224		MPY JSB	RI	ADD OVFL		B *+4	REPEAT MULTIPLY STEP 16 TIMES SUBTRACT IF MULTIPLICAND NEGATIVE
0155 00			146502 174713		READ		INC	PNM	P	M := P; P := P+1; READ
0156 00	0150 3		141702		RTN	CNDX		RJ S		TEST FOR POSITIVE MULTIPLIER
0157 00			140507 110207		R EA D R TN		CMPS SUB		Sl B	PLACE MULTIPLICAND IN L Subtract for negative multiplier
					-		505	2	2	
0160 0			110516	EMBLER RE DIV			CMPS	t.	в	L := NDIVIDENDHI; READ
0161 0			012447	514	JSB				INDIRECT	
0162 0			101007				CMPS XOR		TAB Sl	S1 := NDIVISOR EXPECTED QUOTIENT SIGN IN S2
0163 0			141047 107202		JMP	CNDX		52	DIVS	TEST FOR NEGATIVE DIVIDEND
0165 0			110217				CMPS		В	
0166 0			106147				CMPS INC		A A	MAKE DIVIDEND
0167 0 0168 0			106147 010342		J SB	CNDX	COUT		RMDR+2	POSITIVE
0169 0			140507	DIVS			CMPS		S1	THE TOP POSTBILE DIVISOR
0170 0 0171 0			147342 140507		JMP	CNDX	AL15 INC		*+2 Sl	TEST FOR POSITIVE DIVISOR L :* ABSOLUTE VALUE OF DIVISOR
0172 0			110754			sov	SUB	-	В	
0173 0			143642		JMP	-	AL15		RET	TEST FOR DIVISOR TOO SMALL PRESHIFT THE DIVIDEND
0174 0 0175 0			010222		LGS	Ll RPT	PASS INC	B PNM	B P	M := P; P := P+1
0176 0			110222		DIV	Ll	SUB	В	В	REPEAT DIVIDE STEP 16 TIMES
0177 0			010224			Rl	PASS		В	REMAINDER := $B/2$
0178 0 0179 0			107013 110242		READ JMP		CMPS		A RMDR	Sl := NQUOTIENT TEST FOR ZERO QUOTIENT
0180 0	0177	010	042507				PASS	L	S2	
0181 0			150102		JMP	CNDX	AL15 INC		*+2 Sl	TEST FOR EXPECTED QUOTIENT SIGN COMPLEMENT QUOTIENT
0182 0 0183 0			140147 106747		READ		XOR	A	A	COMPARE QUOTIENT
0184 0	0203	327	150242		JMP	CNDX	AL15	RJ S	RMDR	WITH EXPECTED SIGN
0185 0			036754	DNDD	READ		DT X C	DIC		TEST EXPECTED SIGN OF REMAINDER
0186 0 0187 0			040742 110207	RMDR	RTN READ		FLAG CMPS		В	BEGIN 2'S COMPLEMENT OF REMAINDER
0188 0			110207		RTN		INC		B	COMPLETE TWOS COMPLEMENT

PAGE 0011 RTE MICRO-ASSEMBLER REV.A 760818 0190 00210 010 036753 ASL COV RPT 0191 00211 0192 00212 010 036767 030 010222 ARS PASS B в ARITHMETIC LEFT SHIFT Ll READ RTN READ 0193 00213 230 036740 0194 ARITHMETIC SHIFT RIGHT 0195 00214 PASS B 030 010224 ASR ARS R1 в 0196 00215 230 036753 READ COV READ 0197 00216 370 036747 RTN 0198 LGS Ll LOGICAL LEFT SHIFT 0199 00217 070 010222 LSL PASS B в 0200 00220 230 036740 READ RTN READ 0201 0202 00221 070 010224 LGS R1 PASS B LOGICAL RIGHT SHIFT LSR в 0203 00222 230 036740 READ RTN READ 0204 ROTATE LEFT 0205 00223 050 010222 RRL CRS L1 PASS B в READ 0206 00224 230 036740 READ RTN 0207 0208 00225 050 010224 ROTATE RIGHT RRR CRS R1 PASS B в READ 0209 00226 230 036740 READ RTN 0210 0211 00227 320 013005 JTBL1010 JMP J74 EM1010 0212 PAGE 0012 RTE MICRO-ASSEMBLER REV.A 760818 INDIRECT+6 TEST FOR HALT OR INTERRUPT 0214 00230 323 112742 TIMER JMP CNDX HOI 007 110207 320 051402 INCREMENT B 0215 00231 0216 00232 INC в B CNDX ALZ ¥-2 JMP RJS TEST FOR ZERO READ RTN 0217 00233 230 036740 0218 323 011542 TIMER+3 ABORT TEST IF IN RUN MODE 0219 00234 CNDX RUN DIAG JMD. MEMLOST+1 TEST CPU, 1 MEGAWORD MEMORY 0220 00235 300 032607 JSB JMP LOOP IF SWITCH IS (LOCK+RUNE) 0221 00236 325 051642 CNDX RUNE RJS *-1 0222 00237 320 013247 JMP HALT 0223 • EAU/MACTABLE 1 000 000 0 0224 * 0225 * 0226 DIAG 00 00 0227 00240 320 011617 EM1000 JMP STFL 00 01 0228 00241 320 010407 JMP ASL 00 10 LSL 0229 00242 320 010767 JMP RPT TIMER 00 11 0230 00243 320 011407 JMP 01 00 0231 00244 320 011167 JMP RPT RRI. 0232 00245 RETNFP 01 01 MOD 3 TEST POINT 300 061107 FPDIAG **JSB** 01 10 0233 00246 230 036740 READ RTN 0234 00247 230 036740 READ RTN 01 11 0235 00250 320 006004 JMP RJ30 MPY 10 00 • 0236 0237 * UNIVERSAL INDIRECT OPERAND ROUTINE 0238 0239 0240 00251 230 000674 M := T/A/B; READ INDIRECT READ INCI PASS M TAB 0241 00252 367 140002 RTN CNDX AL15 RJS TEST FOR MORE INDIRECTS 0242 00253 230 036774 READ INCI 0243 00254 CNDX HOI RJS INDIRECT 323 152442 JMP TEST FOR HALT OR INTERRUPT TEST FOR INSTRUCTION STEP TEST FOR JMP,I OR JSB,I 336 052442 337 100302 0244 00255 JMP CNDX NSNG RJS INDIRECT 0245 00256 CNDX MRG HORT JMP DECREMENT P 0246 00257 000 075707 DEC Ρ Ρ 0247 0248 ٠ EAU/MACTABLE 1 000 001 0 0249 0250 0251 00260 320 000307 EM1010 HORI HALT OR INTERRUPT PENDING JMP 00 01 0252 00261 320 010627 JMP RPT ASR 00 10 0253 00262 320 011067 JMP RPT LSR 00 11 0254 00263 230 036740 READ RTN 01 00 0255 00264 JMP. RPT RRR 320 011267

Se.

	0013 R	ТЕ МІ	CRO-ASS	EMBLER RE	V.A 70	50818				
0257				*	FRONT	C PANI	EL ROU	TINES	5	
0259 0260										
	00265	334	013342	HALT	JMP		FLAG		*+2	
	00266		075007	11411	Unit	CHDA	DEC	S 1	P	
0263	00267		040647				PASS	M	S1	
0264	00270	305	172542		JSB	CNDX	NMLS	RJ S	MEMLOST	TEST FOR COLD POWER UP
	00271		135756			CLFL	CMPS	S	DES	S := DESCRIPTOR BLOCK
	00272		015242		JMP	CNDX			RUN	TEST FOR AUTO-RESTART
	00273		153702		JMP		AL15	RJ S	*+3	TEST FOR SWITCH 15
	00274 00275		024542		JMP	CNDX		570	RPL	TEST FOR NO FRONT PANEL TEST LOCK POSTION OF POWER SWITCH
	00275		064542 021742		JMP JMP	CNDX	RUNE	KJ S	RPL USER	USER FRONT PANEL MODULE
	00277		015747		UPIP	CRDA	PASS	s	DSPL	S := DSPL REGISTER
	00300		037107				ZERO		0012	CLEAR DMS MAP POINTER
	00301		054142		JMP	CNDX	NSNG		WAIT	TEST FOR INSTRUCTION STEP
	00302	343	156347		IMM		LOW	DSPI	367B	MAKE DSPL INDICATOR=T-REGISTER
0275				*						
	00303		023707	WAIT	JSB				DSPICODE	BINARY ENCODE OF DSPL INDICATOR
	00304		022004		JSB	RJ 30			UPDATES	UPDATE DSPL REGISTER
	00305 00306		154242 036774		JMP		NSTB	RJS	-	WAIT FOR BUTTON TO BE RELEASED
	00307		136741			INCI JTAB				INITIALIZE SAVE STACK
	00310		114402	IDLE	JMP	CNDX			*	WAIT FOR BUTTON TO BE PRESSED
0282				*	••••	CADA	NOID			
0283	00311	300	014547	JSBSCAN	J SB				SCAN	GO TO SCAN SUBROUTINE
0284	00312	320	014147		JMP				WAIT	
PAGE	0014 R	TE M	CRO-ASS	EMBLER RE	V.A 7	60818				
	00313		133047	SCAN			INC	S2	м	S2 := M+1
	00314		156102		JMP	CNDX	NLT	RJS	LEFT	LEFT
	00315		056602		JMP	CNDX		RJS	RIGHT	RIGHT
	00316		057442		JMP		NINC		INCM	INC M
	00317 00320		157342		JMP		NDEC		DECM	DEC M
	00321		064702 057642		JMP JMP		NLDR		LOADER	IBL/TEST
	00322	+	155702		JMP		NSTR NMDE		STORE MODE	STORE MODE
	00323		055302		JMP		NSNG		INSTP	INSTRUCTION STEP
	00324		054242		JMP	CNDX		RJS	WAIT+2	PRESET
0296				*						
0297	00325	343	076356	RUN	IMM	CLFL	LOW	DSPI	337B	MAKE DSPL INDICATOR=S-REGISTER
	00326		015702	INSTP	J SB		FLAG		MODE	TEST FOR INVERSE VIDEO
	00327		174710		READ	SRUN		PNM	P	M := P; P := P+1; READ
	00330 00331		076307					DSPL		PLACE S IN DSPL REGISTER
	00332		001007 0 4 0633		DEND	E TOU	PASS		TAB	SI := T/A/B
	00332		000042		JMP	FTCH	NSNG	TRCM	SI FETCH+1	IR = S1;M = OPERAND ADDRESS;READ TEST FOR NOT SINGLE INSTRUCTION
					J		PASS		S1	The set of the state in the second
	00334	010	11411//5				1 100			
0304	00334 00335		040775		JMP				FETCH+1	COMPLETE FETCH
0304			040775	*	JMP				FETCH+1	COMPLETE FETCH
0304 0305 0306 0307	00335 00336	320		★ MODE	JMP		CMPS	51	FETCH+1 DSPI	COMPLETE FETCH S1 := COMPLEMENTED INDICATOR BITS
0304 0305 0306 0307 0308	00335 00336 00337	320 017 334	000047 117007 016042	★ MODE	JMP		FLAG		DSPI *+2	S1 := COMPLEMENTED INDICATOR BITS
0304 0305 0306 0307 0308 0309	00335 00336	320 017 334 370	0000 4 7 117007	* Mode		STFL		DSPI	DSPI *+2 S1	

111 00142 0104 0107024 LEFT PASS S1 DSPI SHIFT SHIFT DSPI SHIFT	PAGE 0312	0015 R	TE MICRO-AS	SEMBLER RE	V.A 76	0818				
115 0314 321 1521 <		00342	010 017024	LEFT		Rl	PASS	S 1	DSPI	SHIFT DSPL INDICATOR
0316 0316 0317 0316										
0317 0334 0346 1MM TRM FRN LOW DSF +2 TEST FOR WARA-ACOUND 0318 00350 340 100340 IMM TRN LOW DSF +2 TEST FOR WARA-ACOUND 0320 00331 340 176377 IMM TRN DCM DSF Lis 770 0322 00333 340 1700 PASS DSF Lis TEST FOR REVERSE DISPLANDOE 0324 00335 340 1700 PICT TMM TFST FOR TEST FOR REVERSE DISPLANDOE 0324 00345 100 17022 LIS TEST FOR REVERSE DISPLANDOE 0325 00352 1014036 FRN CND ALS DSFI SHIFT DSFL INDICATOR 0330 00363 10260 FRN CND ALS DSFI SHIFT DSFL INDICATOR 0330 00363 10260 FRN NAD DSFI SHIFT DSFL INDICATOR 0331 00364 10270 TON FRAP						CNDX			_	TEST FOR WRAP-AROUND
1315 00350 140 160340 144 FMH LOW DST 0408 PLACE S-POINTER IN DSPL INDICATOR 0320 00351 1016070 IMH LOW DST AND SI SI ANSK DSPI SI 0220 00334 334 017102 RIGHT JAP CNOX FLAG *46 0231 00343 334 017102 RIGHT JAP CNOX FLAG *46 0324 00355 341 163151 LW PLACE S-POINTER IN DSPL INDICATOR 0324 00361 341 174340 IMM RIN NESS ID DSPI SI TEST FOR NO WRAP-ANOUND 0326 00363 1010440 IMM RTN LOW DSPI 31 TEST FOR NO WRAP-ANOUND 0330 00363 1010440 IL PASS SI DSPI SI IS1 IACK A-POINTER IN DSPL INDICATOR 0331 00364 10204017 RNM RCN NA L2 TEST FOR NO WRAP-ANOUND 0330 12040145 1204017 RNM RNM PANDA NOX LIP PAS 0334 00367 340 17542 DECCM JAP <t< td=""><td></td><td></td><td></td><td></td><td></td><td>RTN</td><td></td><td></td><td></td><td>PLACE S-POINTER IN DSPL INDICATOR</td></t<>						RTN				PLACE S-POINTER IN DSPL INDICATOR
1210 00351 140 176507 TMM LOW L 077B L := 77 0321 00353 012 041047 RYN PASS DSP1 S1 0232 00333 314 017102 RIGHT RYN PASS DSP1 S1 0324 00345 342 176317 IMM STEL LGW S1 TEST FOR REVERSE DISPLAY MODE 0324 00353 342 176317 IMM STEL LGW S1 TEST FOR REVERSE DISPLAY MODE 0326 00360 160 101002 RYN CNDX OKES SHIT DSPL INDICATOR LEFT 1 PLACE 0326 0335 134 176307 IMM STENT FOR REVERSE DISPLAY MODE 0326 0364 102 100102 RYN NOX OKES SHIT DSPL INDICATOR 0331 0364 102 10017 FUN NAD DSPI INDICATOR HEST FOR NERAP-AROUND 0331 0364 102 10031 HEST FOR REVERSE DISPLAY MODE DECEMS TEST FOR REVERSE DISPLAY MODE 0331 0364 146017 FUN RNN FUN FUN FUN FUN <td></td>										
1311 03352 0132 01331 01341 RTN PASS D5F1 MASK D5FL INDICATOR 0322 00354 334 017102 RIGHT TWN STRS D5F1 TEST FOR REVERSE DISPLAY MODE 0324 00354 342 10102 RIGHT TWP STRL LOW L 277B L IINDICATOR LEFT 1 PLACE 0325 00356 150 017022 LWF LI PASS D5F1 SHIFT D5FL INDICATOR LEFT 1 PLACE 0336 00361 340 174340 FTM CNDO NOS D5F1 TEST FOR NOW NARA-AROUND 0336 00361 312 0146102 RIM RTN CNDO NARA-AROUND 0331 00364 012 40012 FTM CNDX ALZ DEC ST MASK DSPL INDICATOR 0331 00364 01040 IMM RTN LOW DSF1 DI L IINDICATOR DSF1 0331 0364 01702 INM RTN DKC S2 NS SZ TEST FOR REVERSE DISPLAY MODE 0336 0037 340 017502 INCM MP CND S1 <td></td> <td></td> <td></td> <td></td> <td></td> <td>RTN</td> <td></td> <td></td> <td></td> <td></td>						RTN				
0122 00353 370 040347 FTN PASS DSPI S1 0232 00355 342 176517 IMP CNDX FLAG *+6 TEST FOR REVERSE DISPLAY MODE 0240 00355 342 176517 IMP CNDX FLAG *+6 L = 177677 0250 00356 342 176517 IMP CNDX FLAG *+6 TEST FOR REVERSE DISPLAY MODE 0250 00356 310 014036 FTN CMDX CMD DSPI S1 TEST FOR NO MAP-AROUND 0324 00357 010 017022 IMP IL PASS S1 DSPI S1 TEST FOR NO MAP-AROUND 0330 00365 312 176507 IMP CNDX FLAG *176B TEST FOR NO MAP-AROUND 0331 00366 340 002340 IMP CNDX FLAG TEST FOR NO MAPA-AROUND TEST FOR NO MAPA-AROUND 0331 00366 340 002340 IMP CNDX FLAG DECMS TEST FOR NO MAPA-AROUND 0332 00365 340 017542 DECM JMP CNDX FLAG DECMS TEST FOR NO MAPA-AROUND 0334 017542 DECM JMP CNDX FLAG DECMS TEST FOR NO MAPA-AROUND 0334 017542 DECM JMP CNDX FLAG DECMS TEST FOR NO MAPA-AROUND 0340 00373 360 045107 NCCMS FAN DECCMS TEST FOR NEWERS DISPLAY MODE 0					IMM				+	
1324 00355 342 176517 INM STFL LOW L 2778 L 17767 0325 00357 010 140356 CLP LI PASS SL SHIT DSPL SHIT DSPL SHIT DSPL TEST FOR NO. WRAP-AROUND 0326 00361 341 14436 IMM FTN LOW DESPL TEST FOR NO. WRAP-AROUND 0326 00362 302 01707 IMM CMNO DSPL TEST FOR NO. WRAP-AROUND 0332 00363 360 01002 FTN CNDX ORES TEST FOR NO. WRAP-AROUND 0332 00365 360 01002 FTN NR CARA TEST FOR NO. WRAP-AROUND 0334 00373 360 002340 IMM FNN DSEC S2 TEST FOR REVERSE DISPLAY MODE 0334 00373 360 045107 DECOMS FTN PASS S2 TEST FOR REVERSE DISPLAY MODE 0340 00373 360 045107 DECOMS FTN PASS S3 TEST FOR					RTN					
1325 00356 150 17022 IAF II PASS SI DSPI 0326 0037 010 140356 CLPL IOF DSPISI TEST FOR NO WAP-AROUND 0326 00362 010 101002 FTN CNDX ONES PLACE PLACE 0320 00362 010 143 174440 IM FTN CNDX ONES PLACE PLACE ADD DSPI SI 0310 00363 01240 017022 IM FTN CNDX ONES PLACE ADD DSPI SI Imm FTN LOH DSPI SI Imm FTS FOR NOWAP-AROUND 0311 00364 01240 FTN CNDX AMD DSPI SI Imm FTN LOH DSPI 001B PLACE X-POINTER IN DSPL INDICATOR 0313 00366 340 002340 IMM FTN LOH DSPI 001B PLACE X-POINTER IN DSPL INDICATOR 0335 00370 034 01374 DFC NS FTS FOR REVERSE DISPLAY MODE 0336 00370 042647 FTN PASS M S2 SI INCDMS 0337 0037 042647 FTN PLACE SI INCDMS INTERT DSPL NADDE 0340 00370 0123707 STORE				RIGHT					-	
0126 00357 0136 140356 CLPL IOP DSPI51 0127 00360 360 101002 FN< CNDX ONES										
Disp of the second se					LML	_				SHIFT DEPL INDICATOR LEFT I PLACE
01220 00.016 017022 L1 PASS S1 DSPI 0310 0036 0122 040347 AND DSPI L:= 100 0310 0036 040 012 040347 AND DSPI SIL PASK DSPI INICATOR 0332 01365 360 01002 RTN CNDX ALZ TEST FOR NO WRAP-AROUND 0334 00366 340 017542 DECM JMP CNDX FLAG DECMS TEST FOR REVERSE DISPLAY MODE 0336 00370 0000 01000 344 OICO TEST FOR REVERSE DISPLAY MODE 0336 00371 340 017622 TENT PASK S2 0338 00372 340 04517 FUNC PASK S2 0331 00173 360 045107 DECCMS RTN INC S3 S3 INCERMENT NS NAP CINTER 0341 00374 350 0042707 STORE STN INC S3 S3 INCERMENT NS NAP CINTER 0344 00375 300 0157447					RTN				-	TEST FOR NO WRAP-AROUND
0330 00363 352 175507 IMM CKLO L 277B L 1=00 0331 00364 012 04047 AND DSPI MASK DSPL INDICATOR 0332 00365 360 001022 RTN CNDX ALZ DISPI MASK DSPL INDICATOR 0334 00367 314 017542 DECCM JMP CNDX FLAG DECOMS TEST FOR REVERSE DISPLAY MODE 0336 00370 030 042647 RTN PASS S3 DECREMENT DM SMAP PCINTER 0338 00372 300 042647 RTN DEC S3 S3 DECREMENT DM SMAP PCINTER 0341 00373 300 023707 STOFE JSB RJ30 STORES STORE S 0344 00376 300 023707 STOFE JSB RJ30 STORE S STORE S 0344 00376 015747 STORE S RTN PASS DSPL PL REGISTER 0340 02016 R					IMM					PLACE A-POINTER IN DSPL INDICATOR
AND DSP1 S1 MASK DSPL INDICATOR 0312 00366 340 00240 RTN CNN ALZ TEST FOR NO KARP-AROUND 0330 00366 340 00240 IMM RTN CNN ALZ TEST FOR NO KARP-AROUND 0334 00366 340 017542 DECM JMP CNN KIZ TEST FOR REVERSE DISPLAY MODE 0336 0370 000 000 03347 JMP CNN KILAG INCMS TEST FOR REVERSE DISPLAY MODE 0338 0373 360 04507 DECDNS RTN INC S3 S3 DECREMENT M TEST FOR REVERSE DISPLAY MODE 0340 00373 360 04517 DECDNS RTN INC S3 S3 DECREMENT DMS MAP PCINTER 0341 00374 360 02004 JSB RTN INC S3 S3 DECREMENT DMS MAP PCINTER 0342 0375 300 021707 STORE JSB MASK DECREST S1 STORET 0344 0370 015747 STOREF RTN PASS DSPL S1 = DSPL REGISTER					тмм	LI				L ·= 100
CH312 CHDX ALZ TEST POR NO WRAP-AROUND 0333 00366 340 00234 IMM RTN LOW DSPI 001B PLACE X-POINTER IN DSPL INDICATOR 0334 00367 314 017542 DECN JMP CNDX FLAG DECDMS TEST FOR REVERSE DISPLAY MODE 0336 00370 000 03347 JMP CNDX FLAG DECCMS TEST FOR REVERSE DISPLAY MODE 0337 00371 340 017542 INCM JMP CNDX FLAG INCCMS TEST FOR REVERSE DISPLAY MODE 0338 00372 370 042647 RTN DEC S3 S3 DECREMENT M MAP POINTER 0341 00374 367 145107 INCCMS RTN INC S3 S3 DECREMENT DMS MAP POINTER 0344 00375 300 023707 STOFE JSB RJ30 STORES STORES STORE DSPL REGISTER 0346 003747 370 015747 STORE F FTN PASS D DSPL P ISD INTCATOR 0346 00401 370					100					
1335 00367 334 017542 DEC JWP CND. FUNCTION DEC S2 N DEC S3 DEC S3 S3 DES S3 DES S3					RTN	CNDX		2211	5-	
3335 00367 334 017542 DECM JMP CNDX FLAG DECMS TEST FOR REVERSE DISPLAY MODE 0336 00371 334 017602 INCM JMP CNDX FLAG INCDMS TEST FOR REVERSE DISPLAY MODE 0338 00372 370 042647 NTM PASS M S2 TEST FOR REVERSE DISPLAY MODE 0341 00374 367 145107 INCDMS RTN INC S3 S3 DECREMENT DMS MAP POINTER 0344 00375 360 023707 STOFE JSB RJ30 STORES STORE STORE STORES STORE STORES STORES STORES STORES STORE STORET STORET STORET </td <td></td> <td>00366</td> <td>340 002340</td> <td></td> <td>IMM</td> <td>RTN</td> <td>LOW</td> <td>DSPI</td> <td>001B</td> <td>PLACE X-POINTER IN DSPL INDICATOR</td>		00366	340 002340		IMM	RTN	LOW	DSPI	001B	PLACE X-POINTER IN DSPL INDICATOR
Construction Construction Deck S2 M Deckement M 0337 00371 334 017601 JMP CNDX FLAG TEST FOR REVERSE DISPLAY MODE 0338 00372 370 042647 JMP CNDX FLAG TEST FOR REVERSE DISPLAY MODE 0341 00374 367 145107 INCOMS RTN DEC S3 S3 INCREMENT DNS MAP POINTER 0341 00376 300 023004 JBB RJ3 STORE STORE BETRODE BINAFY ENCODE OF DEPL INDICATOR 0344 00376 300 023004 JBB RJ3 STORE STORE STORE STORE STORE STORE STORE STORE STORE RTN PASS DSPL S := DSPL REGISTER STORE STORE RTN PASS DSPL S := DSPL REGISTER STORE STO		00267	224 017542		TMD	CNDY	FIAC		DECOMS	TEST FOR REVERSE DISPLAY MODE
0337 00371 314 017602 INCM JMP CNDX FLAG INCOMS TEST FOR REVERSE DISPLAY MODE 0338 00373 360 045107 DECCMS RTN PASS M S2 0340 00373 360 045107 DECCMS RTN DEC S3 S3 DECREMENT DMS MAP POINTER 0341 00374 367 145107 INCDMS RTN INC S3 S3 INCREMENT DMS MAP POINTER 0342 * 360 023707 STOFE JSB DSPICOPE BINARY ENCODE OF DSPL INDICATOR 0344 00377 320 014147 JMP STORES STORES STORES STORET 0345 OCG CGG 400B STORET STORET STORET STORET STORET 0351 00401 370 015747 STOREE RTN PASS DSPL P INCREMENT PASS DSPL P DSPL REGISTER 0354 00400 370 014647 STOREN RTN PASS DSPL N INCREMENT <td></td> <td></td> <td></td> <td></td> <td>UMP</td> <td>CNDA</td> <td></td> <td>S2</td> <td></td> <td></td>					UMP	CNDA		S 2		
333 0.00 0.00 0.00 0.00 0340 00373 360 045107 DECDMS FTN INC S3 S3 DECREMENT DMS MAP POINTER 0341 00374 367 145107 INCDMS FTN INC S3 S3 INCREMENT DMS MAP POINTER 0342 00375 300 023707 STOFE JSB RJ30 STORES STORES STORES STORE DSPL NEGISTER 0344 00370 300 015747 STORES RTN PASS DSPL S:= DSPL REGISTER 0351 00401 370 015747 STORES RTN PASS DSPL P:= DSPL REGISTER 0351 00401 370 015477 STORES RTN PASS DSPL M:= DSPL REGISTER 0351 00401 370 016477 STORES RTN PASS DSPL M:= DSPL REGISTER 0354 00401 370 016477 STORES RTN PASS DSPL </td <td></td> <td></td> <td></td> <td></td> <td>JMP</td> <td>CNDX</td> <td></td> <td></td> <td></td> <td></td>					JMP	CNDX				
03340 00373 360 045107 DECDMS RTN DEC S3 S3 DECREMENT DMS MAP POINTER 0341 00374 367 145107 INCDMS RTN INC S3 S3 DECREMENT DMS MAP POINTER 0342 00375 300 023707 STOFE JSB DSPICODE BINAFY ENCODE OF DSPL INDICATOR 0345 00377 320 014147 JMP WAIT STORE DSPL REGISTER 0346 0346 CRG 400B STORE DSPL REGISTER STORE DSPL REGISTER 0346 CRG 400B STORE STORE STORE STORE STORE STORE 0346 CRG 400B STORE STORE STORE STORE STORE STORE 0351 00401 370 015707 STORER RTN PASS N DSPL P STORE STORE 0351 00403 370 014647 STORER RTN PASS N DSPL N := DSPL REGISTER 0354 00406 320 021007 STORER RTN PASS N DSPL N := DSPL REGISTER		00372	370 042647		RTN		PASS	м	S 2	
0341 00374 367 145107 INCDMS RTN INC S3 S3 INCREMENT DMS MAP POINTER 0342 03375 300 023707 STOFE JSB RJ30 DSPICODE BINAFY ENCODE OF DSPL INDICATOR 0344 00377 320 014147 JMP WAIT STORE DSPL REGISTER 0346 00370 015747 STORES FTN PASE DSPLCODE BINAFY ENCODE OF DSPL INDICATOR 0346 CRG 400B STORE DSPL STORE DSPL REGISTER STORE STORE 0351 00400 370 015747 STOREP FTN PASS N DSPL N P: = DSPL REGISTER 0352 00402 320 021607 STOREP FTN PASS N DSPL N M:= DSPL REGISTER 0353 00404 370 014207 STOREP FTN PASS N DSPL N A:= DSPL REGISTER 0354 00404 370 014207 STOREP FTN PASS N DSPL N A:= DSPL REGISTER 0355 04040 370<014207		00272	360 045107		DEN		DEC	63	63	DECREMENT DAS MAD DOINTER
0343 00375 300 023707 STOFE JSB DSPICODE BINAFY ENCODE OF DSPL INDICATOR 0344 00376 300 020004 JSB RJ30 STORES STORE DSPL REGISTER 0346										
0344 00376 330 020004 JSB RJ30 STORES STORES STORE DSPL REGISTER 0346		00074	507 115107					2.		
0346 WAIT 0346 * 0346 * 0346 ALGN 0346 ALGN 0346 ALGN 0346 ALGN 0346 ALGN 0347 STORES RTN 0350 00400 370<015747				STOFE						
0346 * PAGE 0016 RTE HICRO-ASSEMBLER REV.A 760818 0346 CRG 400B 0346 CRG 400B 0346 CRG 400B 0346 CRG 400B 0351 00401 370 015747 STORES RTN PASS DSPL P:: DSPL REGISTER 0351 00401 370 014647 STOREM RTN PASS DSPL P:: DSPL REGISTER 0353 00403 370 014647 STOREM RTN PASS DSPL A:: DSPL REGISTER 0355 00405 370 014407 STOREM RTN PASS A DSPL A:: DSPL REGISTER 0356 00406 320 021007 STOREM RTN PASS A DSPL A:: DSPL REGISTER 0356 00410 370 015647 STOREM RTN PASS Y DSPL Y:: DSPL REGISTER 0361 00412 370 015647 STOREY RTN PASS Y DSPL Y:: DSPL REGISTER 0366						RJ 30				STORE DSPL REGISTER
PAGE 0016 RTE ALGN 0348 ALGN 0349 ORG 400B 0350 00400 370 015747 STORES RTN PASS DSPL S := DSPL REGISTER 0351 00401 370 015747 STORES RTN PASS DSPL P := DSPL REGISTER 0352 00402 320 014647 STOREP RTN PASS DSPL N := DSPL REGISTER 0353 00403 370 014207 STOREP RTN PASS M DSPL A := DSPL REGISTER 0355 00407 320 020607 STOREP MP STEPENCE 0355 00410 370 01547 STOREP MP STEPENCE 0356 00410 370 01547 STOREP MP STEPENCE 0356 00410 370 01547 STOREP MP STEPENCE 0356 00411 370 015607 STOREN RTN PASS X DSPL X := DSPL REGISTER 0360 0121 <td< td=""><td></td><td>00377</td><td>320 014147</td><td></td><td>JMP</td><td></td><td></td><td></td><td>WALL</td><td></td></td<>		00377	320 014147		JMP				WALL	
0346 ALGN 0349 ORG 400B 0350 00401 370 015747 STORES RTN PASS S DSPL S := DSPL REGISTER 0351 00401 370 015747 STORES RTN PASS P DSPL P := DSPL REGISTER 0352 00403 370 014647 STOREM RTN PASS M DSPL M := DSPL REGISTER 0353 00404 370 014147 STOREM RTN PASS M DSPL A := DSPL REGISTER 0355 00405 370 014147 STOREA RTN PASS A DSPL A := DSPL REGISTER 0355 00406 320 021007 STORET MP STEPUS DMS MAP DATA := DSPL REGISTER 0356 00410 370 015107 STOREN RTN PASS M DSPL MS MAP DATA := DSPL REGISTER 0356 00410 370 015107 STOREN RTN PASS M DSPL MS MAP DATA := DSPL REGISTER 0360 0113 370 015607 STOREN RTN PA										
0349 CRG 400B 0350 00400 370 015707 STORES RTN PASS S DSPL S = DSPL REGISTER 0352 00402 320 021607 STORES RTN PASS P DSPL P = DSPL REGISTER 0353 00403 370 014207 STOREB RTN PASS DSPL H = DSPL REGISTER 0355 00404 370 014207 STORES TMP PASS DSPL H = DSPL REGISTER 0355 00407 320 021007 STOREST JMP STCPUS STCPUS 0357 00407 320 020607 STOREF JMP STCPUS DMS MAP DATA := DSPL REGISTER 0358 00411 370 015607 STOREW RTN PASS DSPL DMS MAP DATA := DSPL REGISTER 0350 00411 370 015607 STOREY RTN PASS DSPL X := DSPL REGISTER 0361 0041		0016 P	TE MICRO-AS	SEMBLER RE	VA 7	60818				
0351 00401 370 015707 STOREP RTN PASS P DSPL P:= DSPL REGISTER 0352 00402 320 014647 STOREP RTN PASS M DSPL M:= DSPL REGISTER 0353 00404 370 014207 STOREB RTN PASS M DSPL M:= DSPL REGISTER 0356 00406 320 021007 STORET JMP STCPUS 0356 00401 370 014147 STOREM RTN PASS A DSPL A:= DSPL REGISTER 0356 00406 320 021007 STORET JMP STCPUS STCPUS 0357 00401 370 014452 STOREM RTN PASS A DSPL DMS MAP DATA := DSPL REGISTER 0358 00411 370 015607 STOREX RTN PASS X DSPL MS MAP DATA := DSPL REGISTER 0361 00413 370 015607 STOREX RTN PASS X DSPL X := DSPL REGISTER 0361 00413 370 015607 STOREX RTN <td< td=""><td>PAGE</td><td>0016 R</td><td>TE MICRO-AS</td><td>SEMBLER RE</td><td></td><td>60818</td><td></td><td></td><td></td><td></td></td<>	PAGE	0016 R	TE MICRO-AS	SEMBLER RE		60818				
0352 00402 320 021607 DIAL JMP DASK STORET 0353 00403 370 014207 STOREM RTN PASS M DSPL M = DSPL REGISTER 0354 00404 370 014207 STOREA RTN PASS M DSPL B := DSPL REGISTER 0355 00404 370 014147 STOREST JMP STCPUS STCPUS 0356 00406 320 021007 STORET JMP STFENCE A := DSPL REGISTER 0356 00410 370 014452 STORET MP STFENCE 0358 00410 370 015647 STOREY RTN PASS MESP PASS DSPL DMS MAP DATA := DSPL REGISTER 0361 00412 370 015607 STOREX RTN PASS DSPL MS MS DSPL REGISTER 0364 00416 010 022447 RTN PASS DSPL MSK DSPL REGISTER 0364 0	PAGE 0348	0016 R	TE MICRO-AS	SEMBLER RE	ALGN ORG	60818			. –	
0353 00403 370 014647 STOREM FTN PASS M DSPL M := DSPL REGISTEF 0354 00404 370 014207 STOREB RTN PASS B DSPL A := DSPL REGISTER 0355 00405 370 014147 STORES JMP STCPUS 0356 00406 320 021007 STOREF JMP STCPUS 0358 00411 370 014452 STOREM RTN PASS A DSPL A := DSPL REGISTER 0359 00411 370 015647 STOREM RTN PASS X DSPL DMS MAP NUMBER := DSPL REGISTER 0361 00412 370 015647 STOREX RTN PASS X DSPL X := DSPL REGISTER 0362 00414 344 016507 STOREX RTN PASS X DSPL MASK DSPL REGISTER 0364 00416 010 022447 PASS MEU BUS A:= 003777 0364 00416 010 022447 PASS MEU SI STORE SI	PAGE 0348 0349 0350	00400	370 015747	STORES	ALGN ORG RTN	60818			DSPL	
0355 00405 370 014147 STOREA RTN PASS A DSPL A := DSPL REGISTER 0356 00406 320 021007 STOREST JMP STCPUS STCPUS 0358 00407 320 020607 STOREST JMP STCPUS STCPUS 0358 00410 370 014452 STOREM RTN MESP PASS MEU DSPL DMS MAP DATA := DSPL REGISTER 0359 00411 370 015607 STOREX RTN PASS X DSPL Y := DSPL REGISTER 0361 00413 370 015607 STOREX RTN PASS X DSPL X := DSPL REGISTER 0364 00416 010 022447 RTN PASS MEU SI STORE INTO DMS FENCE 0366 00422 327 161202 JMP CNV AALIS RJS STORE MEU SAVE M 0366 00422 327 161202 JMP CNDX ALIS RJS STORE S4 M 0360 00423 010 036574 SOV SOV STORE DSPL 14 INT	PAGE 0348 0349 0350 0351	00400 00401	370 015747 370 015707	STORES STOREP	ALGN ORG RTN RTN	60818			DSPL DSPL	
0356 00406 320 021007 STOREST JMP STCPUS 0357 00407 320 020607 STOREF JMP STFENCE 0358 00410 370 014452 STOREMM RTN MESP PASS S3 DSPL DMS MAP DATA := DSPL REGISTER 0359 00411 370 015647 STOREMN RTN PASS S3 DSPL DMS MAP DATA := DSPL REGISTER 0361 00413 370 015607 STOREX RTN PASS X DSPL X := DSPL REGISTER 0362 00414 344 016507 STFENCE IMN HIGH L 007B L := 003777 0363 00416 010 022447 PASS MEU S1 STORE INTO DMS FENCE 0366 00422 101 015022 JMP COV PASS S1 DSPL 0366 00422 327 161202 JMP COV PASS S1 DSPL 0368 00423 010 036754 SOV STORE DSPL 14	PAGE 0348 0349 0350 0351 0352	00400 00401 00402	370 015747 370 015707 320 021607	STORES	ALGN ORG RTN RTN JMP	60818	PASS	Ρ	DSPL DSPL STORET	P := DSPL REGISTER M := DSPL REGISTER
0357 00407 320 02607 STOREP JMP STFENCE 0358 00410 370 014452 STOREMM RTN MESP PASS MEU DSPL DMS MAP DATA := DSPL REGISTER 0359 00411 370 015647 STOREY RTN PASS SJ DSPL DMS MAP NUMBER := DSPL REGISTER 0361 00413 370 015647 STOREX RTN PASS MS DSPL X := DSPL REGISTER 0362 00414 344 016507 STOREX RTN PASS MSK DSPL X := DSPL REGISTER 0364 00415 010 022447 PASS MEU MASK DSPL MASK DSPL REGISTER 0365 00420 010 03512 STCPUS COV PASS MEU STORE STORE STORE MAK DSPL MASK DSPL REGISTER 0366 00422 327 161202 JMP CNDX AL15 RS STORE STORE STORE STORE STORE	PAGE 0348 0349 0350 0351 0352 0353 0354	00400 00401 00402 00403 00404	370 015747 370 015707 320 021607 370 014647 370 014207	STORES STOREP STOREM STOREB	ALGN ORG RTN RTN JMP RTN RTN	50818	PASS PASS PASS	P M B	DSPL DSPL STORET DSPL DSPL	P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER
0358 00410 370 014452 STOREMM RTN MESP PASS S3 DSPL DMS MAP DATA := DSPL REGISTER 0359 00411 370 015107 STOREMN RTN PASS S3 DSPL DMS MAP NUMBER := DSPL REGISTER 0361 00412 370 015607 STOREY RTN PASS Y DSPL V := DSPL REGISTER 0362 00414 344 016507 STFENCE IMM HIGH L 007B L := 003777 0363 00416 010 022447 RTN PASS MEU SS STORE INTO DMS FENCE 0366 00422 327 161202 JMP COV PASS MEU SI STORE INTO DMS FENCE 0366 00422 327 161202 JMP CNDX AL15 RJS *+2 TEST FOR DSPL 14 0369 00423 010 036754 SOV SOV STORE SS 1 SI 0371 00426 352 177047 IMM CMU RCM 200B SET UP ELB INSTRUCTION 0373	PAGE 0348 0349 0350 0351 0352 0353 0354 0355	00400 00401 00402 00403 00404 00405	370 015747 370 015707 320 021607 370 014647 370 014207 370 014147	STORES STOREP STOREM STOREB STOREA	ALGN ORG RTN RTN JMP RTN RTN RTN	60818	PASS PASS PASS	P M B	DSPL DSPL STORET DSPL DSPL DSPL	P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER
C360 00412 370 015647 STOREY RTN PASS Y DSPL Y := DSPL REGISTER 0361 00413 370 015607 STOREX RTN PASS X DSPL X := DSPL REGISTER 0362 00414 344 016507 STFENCE IMM HIGH L 007B L := 003777 0363 00415 012 015007 AND S1 DSPL MASK DSPL REGISTER 0364 00416 010 022447 PASS MEU MEU 0365 00417 370 040447 RTN PASS MEU STORE INTO DMS FENCE 0366 00420 010 03153 STCPUS COV PASS S1 DSPL 0367 00421 010 015022 JMP CNDX AL15 RJS *+2 TEST FOR DSPL 14 0369 00422 327 161202 JMP CNDX AL15 RJS STORE DSPL 14 INTO EXTEND 0371 00424 342 006607 IMM COW IRCM 200B SET UP ELB INSTRUCTION 0372 00426 352 177047 IMM	PAGE 0348 0349 0350 0351 0352 0353 0354 0355 0356	00400 00401 00402 00403 00404 00405 00406	370 015747 370 015707 320 021607 370 014647 370 014207 370 014147 320 021007	STORES STOREP STOREM STOREB STOREA STOREST	ALGN ORG RTN RTN JMP RTN RTN RTN JMP	50818	PASS PASS PASS	P M B	DSPL DSPL STORET DSPL DSPL DSPL STCPUS	P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER
0361 00413 370 015607 STOREX RTN PASS X DSPL X := DSPL REGISTER 0362 00414 344 016507 STFENCE IMM HIGH L 007B L := 003777 0363 00415 012 015007 AND S1 DSPL MASK DSPL REGISTER 0364 00416 010 022447 PASS MEU MASK DSPL REGISTER 0365 00417 370 040447 RTN PASS MEU STORE INTO DMS FENCE 0366 00420 01 03153 STCPUS COV PASS S1 DSPL 0366 00422 217 161202 JMP CNDX AL15 RTS TEST FOR DSPL 14 0369 00423 010 036754 SOV STORE DSPL 14 INTO EXTEND 0371 00424 342 00607 IMM LOW IRCM 200B SET UP ELB INSTRUCTION 0372 00426 352 177047 IMM CMLO S2 277B S2 := STF 0 INSTRUCTION	PAGE 0348 0349 0350 0351 0352 0353 0354 0355 0356 0357	00400 00401 00402 00403 00404 00405 00406 00407	370 015747 370 015707 320 021607 370 014647 370 014207 370 014147 320 021007 320 020607	STORES STOREP STOREM STOREB STOREA STOREST STOREF	ALGN CRG RTN RTN JMP RTN RTN RTN JMP JMP		PASS PASS PASS PASS	P M B A	DSPL DSPL STORET DSPL DSPL STCPUS STCPUS STFENCE DSPL	P := DSPL REGISTER M := DSPL REGISTEP B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER
0362 00414 344 016507 STFENCE INM HIGH L 007B L := 003777 0363 00415 012 015007 AND S1 DSPL MASK DSPL REGISTER 0364 00416 010 022447 PASS MEU MEU MOD STORE INTO DMS FENCE 0365 00417 370 040447 RTN PASS MEU MEU MOD STORE INTO DMS FENCE 0366 00420 010 033153 STCPUS COV PASS S4 M SAVE M 0367 00421 010 015022 JMP CNDX AL15 RJS *+2 TEST FOR DSPL 14 0369 00423 010 036754 SOV SOV STORE STORE DSPL 14 INTO EXTEND 0371 00426 352 177047 IMM CML0 S2 277B S2 := STF 0 INSTRUCTION 0374 00430 327 121502 JMP CNDX AL15 *+2 TE	PAGE 0348 0349 0350 0352 0353 0354 0355 0356 0357 0358 0359	00400 00401 00402 00403 00404 00405 00405 00406 00407 00410 00411	370 015747 370 015707 320 021607 370 014647 370 014207 370 014147 320 021007 320 020607 370 014452 370 015107	STORES STOREP STOREM STOREB STOREA STOREST STOREF STOREMM STOREMN	ALGN CRG RTN RTN JMP RTN RTN RTN JMP JMP RTN RTN		PASS PASS PASS PASS PASS	P M B A MEU S 3	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL	P := DSPL REGISTER M := DSPL REGISTEP B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER
0364 00416 010 022447 PASS MEU MEU 0365 00417 370 040447 RTN PASS MEU STORE INTO DMS FENCE 0366 00420 010 033153 STCPUS COV PASS MEU STORE INTO DMS FENCE 0366 00420 010 015022 L1 PASS STORE STORE MSVE M 0367 00421 010 015022 JMP CNDX AL15 RS TEST FOR DSPL 14 0369 00423 010 036754 SOV SOV STORE DSPL 14 INTO EXTEND 0371 00425 010 041021 SRG1 PASS S1 STORE DSPL 14 INTO EXTEND 0372 00426 352 177047 IMM CML0 S2 277B S2 := STF O INSTRUCTION 0375 00431 357 173047 IMM CMHI S2 375B	PAGE 0348 0349 0350 0351 0352 0353 0354 0355 0356 0357 0358 0359 0359	00400 00401 00402 00403 00404 00405 00406 00406 00410 00411 00412	370 015747 370 015707 320 021607 370 014647 370 014207 370 014147 320 021007 320 020607 370 014452 370 015107 370 015647	STORES STOREP STOREM STOREB STOREA STOREST STOREF STOREMM STOREMM STOREY	ALGN CRG RTN JMP RTN RTN RTN JMP JMP RTN RTN RTN		PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S 3 Y	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER</pre>
0365 00417 370 040447 RTN PASS MEU S1 STORE INTO DMS FENCE 0366 00420 010 033153 STCPUS COV PASS S4 M SAVE M 0367 00421 010 015022 L1 PASS S1 SAVE M 0368 00422 327 161202 JMP CNDX AL15 RJS *+2 0369 00424 342 000607 IMM LOW IRCM 200B SET UP ELB INSTRUCTION 0371 00426 352 177047 IMM CMLO S2 277B S2 := STF 0 INSTRUCTION 0373 00427 010 040747 PASS S1 S1 0374 00430 327 12502 JMP CNDX AL15 *+2 TEST FOR INTERRUPT SYSTEM 0375 00431 357 173047 IMM CMHI S2 375B S2 := CLF 0 INSTRUCTION 0376 00432 010 042606 IOG PASS INC RESTORE M 0378 00434	PAGE 0349 0350 0351 0352 0353 0354 0355 0356 0357 0358 0359 0358 0359 0361	00400 00401 00402 00403 00404 00405 00406 00407 00410 00411 00412 00413	370 015747 370 015707 320 021607 370 014647 370 014207 370 014147 320 021007 320 020607 370 014452 370 015107 370 015647 370 015667	STORES STOREP STOREM STOREA STOREA STOREST STOREMM STOREMN STOREY STOREX	ALGN CRG RTN RTN JMP RTN RTN JMP JMP RTN RTN RTN		PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S 3 Y X	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER X := DSPL REGISTER</pre>
0366 00420 010 033153 STCPUS COV PASS S4 M SAVE M 0367 00421 010 015022 JMP CNDX AL15 RJS *+2 TEST FOR DSPL 14 0369 00423 010 036754 SOV SOV Imm COV PASS S1 DSPL TEST FOR DSPL 14 0369 00423 010 036754 SOV Imm LOW IRCM 200B SET UP ELB INSTRUCTION 0370 00424 342 00607 Imm CMLO S2 277B S2 := STF 0 INSTRUCTION 0372 00426 352 177047 IMM CMLO S2 277B S2 := STF 0 INSTRUCTION 0373 00427 010 040747 PASS S1 S1 : S2 := STF 0 INSTRUCTION 0374 00430 327 121502 JMP CNDX	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0356 0357 0358 0359 0360 0361 0362 0363	00400 00401 00402 00403 00404 00405 00406 00407 00410 00411 00412 00413 00414	370 015747 370 015707 320 021607 370 014207 370 014147 320 021007 320 021007 320 021007 370 014452 370 01452 370 015107 370 015647 370 015647 370 015647 374 015607 012 015007	STORES STOREM STOREB STOREA STOREST STOREF STOREMM STOREMN STOREY STOREX STFENCE	ALGN CRG RTN RTN JMP RTN RTN JMP JMP RTN RTN RTN		PASS PASS PASS PASS PASS PASS PASS PASS	P M A A MEU S 3 Y X L S 1	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL DSPL 007B DSPL	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777</pre>
0367 00421 010 015022 L1 PASS S1 DSPL 0368 00422 327 161202 JMP CNDX AL15 RJS *+2 TEST FOR DSPL 14 0369 00423 010 036754 SOV TEST FOR DSPL 14 0370 00424 342 00607 IMM LOW IRCM 200B SET UP ELB INSTRUCTION 0371 00425 010 041021 SRG1 PASS S1 STORE DSPL 14 INTO <extend< td=""> 0372 00426 352 177047 IMM CMLO S2 277B S2 := STF 0 INSTRUCTION 0373 00427 010 040747 PASS S1 TEST FOR INTERRUPT SYSTEM 0376 00430 327 121502 JMP CNDX AL15 *+2 TEST FOR INTERRUPT SYSTEM 0376 00432 010 042606 IOG PASS IRCM S2 := CLF INSTRUCTION <</extend<>	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0359 0360 0361 0362 0364	00400 00401 00402 00403 00404 00405 00405 00406 00407 00410 00411 00412 00413 00414 00415 00416	370 015747 370 015707 320 021607 370 014207 370 014147 370 014147 320 021007 320 020607 370 014452 370 015107 370 015647 370 015647 374 015607 012 015007 010 022447	STORES STOREP STOREM STOREB STOREA STOREST STOREF STOREMM STOREY STOREX STFENCE	ALGN ORG RTN RTN JMP RTN RTN RTN RTN RTN RTN RTN IMM		PASS PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S3 Y X L S1 MEU	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL 007B DSPL MEU	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER</pre>
0369 00423 010 036754 SOV 0370 00424 342 000607 IMM LOW IRCM 200B SET UP ELB INSTRUCTION 0371 00425 010 041021 SRG1 PASS S1 STORE DSPL 14 INTO EXTEND 0372 00426 352 177047 IMM CMLO S2 277B S2 := STF 0 INSTRUCTION 0373 00427 010 040747 PASS S1 S1 STORE DSPL 14 INTO EXTEND 0374 00430 327 121502 JMP CNDX AL15 *+2 TEST FOR INTERRUPT SYSTEM 0375 00431 357 173047 IMM CMHI S2 375B S2 := CLF 0 INSTRUCTION 0376 00432 010 042606 IOG PASS M S4 RESTORE M 0377 00433 370 046647 RTN PASS M S4 RESTORE M 0378 00434 210 014007 STORET WRTE PASS M S2 INCREMENT M 0380 00436 320 </td <td>PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0359 0361 0362 0363 0364 0365</td> <td>00400 00401 00403 00404 00405 00406 00407 00410 00411 00412 00413 00414 00415 00416 00417</td> <td>370 015747 370 015707 320 021607 370 014207 370 014207 370 014147 320 021607 320 021007 320 021007 370 014452 370 015450 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 015607 012 015007 010 022447 370 0404447</td> <td>STORES STOREP STOREM STOREB STOREA STOREST STOREMM STOREMN STOREY STOREX STFENCE</td> <td>ALGN ORG RTN RTN JMP RTN RTN RTN RTN RTN RTN RTN IMM</td> <td>MESP</td> <td>PASS PASS PASS PASS PASS PASS PASS PASS</td> <td>P M B A MEU S 3 Y X L S 1 MEU MEU</td> <td>DSPL DSPL STORET DSPL DSPL STCPUS STCPUS STFENCE DSPL DSPL DSPL DSPL DSPL MEU S1</td> <td><pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE</pre></td>	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0359 0361 0362 0363 0364 0365	00400 00401 00403 00404 00405 00406 00407 00410 00411 00412 00413 00414 00415 00416 00417	370 015747 370 015707 320 021607 370 014207 370 014207 370 014147 320 021607 320 021007 320 021007 370 014452 370 015450 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 015607 012 015007 010 022447 370 0404447	STORES STOREP STOREM STOREB STOREA STOREST STOREMM STOREMN STOREY STOREX STFENCE	ALGN ORG RTN RTN JMP RTN RTN RTN RTN RTN RTN RTN IMM	MESP	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S 3 Y X L S 1 MEU MEU	DSPL DSPL STORET DSPL DSPL STCPUS STCPUS STFENCE DSPL DSPL DSPL DSPL DSPL MEU S1	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE</pre>
0370 00424 342 000607 IMM LOW IRCM 200B SET UP ELB INSTRUCTION 0371 00425 010 041021 SRG1 PASS S1 STORE DSPL 14 INTO EXTEND 0372 00426 352 177047 IMM CMLO S2 277B S2 := STF 0 INSTRUCTION 0373 00427 010 040747 PASS S1 S1 STORE DSPL 14 INTO EXTEND 0374 00430 327 12502 JMP CNDX AL15 *+2 TEST FOR INTERRUPT SYSTEM 0375 00431 357 173047 IMM CMHI S2 375B S2 := CLF 0 INSTRUCTION 0376 00432 010 042606 IOG PASS M S4 RESTORE M 0377 00433 370 046647 RTN PASS TAB DSPL T := DSPL REGISTER 0379 00434 210 014007 STORET WRTE PASS M S2 INCREMENT M 0380 00436 320 014247 JMP WAIT+2 DO NOT UPDATE DS	PAGE 0349 0350 0351 0352 0353 0355 0356 0355 0356 0357 0358 0359 0361 0362 0363 0364 0365 0366	00400 00401 00402 00403 00404 00405 00405 00405 00407 00410 00412 00413 00414 00415 00416 00417 00420	370 015747 370 015707 320 021607 370 014647 370 014427 320 021607 320 020607 370 014452 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 015647 370 0444507 010 0331537	STORES STOREM STOREM STOREA STOREST STOREF STOREMM STOREY STOREX STFENCE	ALGN ORG RTN RTN JMP RTN RTN RTN RTN RTN RTN RTN IMM	MESP	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S 3 Y X L S 1 MEU MEU S 4	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL 007B DSPL 007B DSPL SSPL MEU S1 M	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M</pre>
0371 00425 010 041021 SRG1 PASS S1 STORE DSPL 14 INTO EXTEND 0372 00426 352 177047 IMM CMLO S2 277B S2 := STF 0 INSTRUCTION 0373 00427 010 040747 PASS S1 S1 STORE DSPL 14 INTO EXTEND 0373 00427 010 040747 PASS S1 S1 S2 := STF 0 INSTRUCTION 0374 00430 327 121502 JMP CNDX AL15 *+2 TEST FOR INTERRUPT SYSTEM 0375 00431 370 046647 IMM CMHI S2 375B S2 := CLF 0 INSTRUCTION 0376 00432 010 046647 RTN PASS M S4 RESTORE M 0378 00434 210 014007 STORET WRTE PASS M S2 INCREMENT M 0380 00436 3	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0359 0361 0362 0363 0364 0365 0366 0367 0368	00400 00401 00402 00403 00404 00405 00406 00407 00410 00411 00412 00413 00414 00415 00416 00417 00420 00421 00422	370 015747 370 015707 320 021607 370 014647 370 014147 320 021007 370 0141452 370 015607 370 015607 370 015607 370 015607 012 015007 010 022447 370 040447 010 033155 010 015022 327 161202	STORES STOREM STOREM STOREA STOREST STOREF STOREMM STOREY STOREX STFENCE	ALGN ORG RTN RTN JMP RTN RTN JMP RTN RTN RTN IMM	MESP COV L1 CNDX	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S3 Y X L S1 MEU MEU S4 S1	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL DSPL SSL M DSPL	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M</pre>
0372 00426 352 177047 IMM CMLO S2 277B S2 := STF 0 INSTRUCTION 0373 00427 010 040747 PASS S1 S1 0374 00430 327 121502 JMP CNDX AL15 *+2 TEST FOR INTERRUPT SYSTEM 0375 00431 357 173047 IMM CMHI S2 375B S2 := CLF 0 INSTRUCTION 0376 00432 010 042606 IOG PASS M S4 RESTORE M 0377 00433 370 046647 RTN PASS TAB DSPL T := DSPL REGISTER 0378 00434 210 014007 STORET WRTE PASS M S2 INCREMENT M 0378 00436 320 014247 JMP WAIT+2 DO NOT UPDATE DSPL 0381 * * * * * * *	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0361 0361 0362 0364 0365 0366 0366 0368 0368 0368	00400 00401 00402 00403 00404 00405 00406 00407 00410 00411 00412 00413 00414 00415 00416 00417 00420 00421 00422 00423	370 015747 370 015707 320 021607 370 014427 370 014207 370 014147 320 021007 370 014452 370 015647 370 015647 370 015647 370 015607 012 015007 010 022447 370 040447 010 033153 010 015027 327 161202 010 036754	STORES STOREM STOREB STOREA STOREST STOREF STOREMM STOREY STOREX STFENCE	ALGN ORG RTN RTN JMP RTN RTN RTN RTN RTN IMM RTN IMM	MESP COV L1 CNDX	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S 3 Y X L S 1 MEU MEU S 4 S 1 RJS	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL MEU S1 M DSPL *+2	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M TEST FOR DSPL 14</pre>
0373 00427 010 040747 PASS S1 0374 00430 327 121502 JMP CNDX AL15 *+2 TEST FOR INTERRUPT SYSTEM 0375 00431 357 173047 IMM CMHI S2 375B S2 := CLF 0 INSTRUCTION 0376 00432 010 042606 IOG PASS M S4 RESTORE M 0377 00433 370 046647 RTN PASS TAB DSPL T := DSPL REGISTER 0378 00434 210 014007 STORET WRTE PASS M S2 INCREMENT M 0380 00436 320 014247 JMP WAIT+2 DO NOT UPDATE DSPL 0381 * * * * * * *	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0366 0361 0362 0364 0365 0366 0366 0366 0367 0369 0370	00400 00401 00403 00403 00404 00405 00406 00407 00410 00411 00412 00413 00414 00415 00416 00417 00420 00421 00423 00424	370 015747 370 015707 320 021607 370 014647 370 014207 370 014147 320 021007 320 020607 370 014452 370 015107 370 015647 370 015647 370 015647 370 015647 370 015607 012 015007 010 022447 370 040447 010 033153 010 015022 327 161202 010 036754 342 000607	STORES STOREP STOREM STOREB STOREST STOREF STOREMM STOREY STOREX STFENCE STCPUS	ALGN ORG RTN RTN JMP RTN RTN RTN RTN RTN IMM RTN IMM	MESP COV L1 CNDX SOV	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A A MEU S3 Y X L S1 MEU MEU S4 S1 RJS IRCM	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL DSPL 007B DSPL MEU S1 M DSPL *+2	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M TEST FOR DSPL 14 SET UP ELB INSTRUCTION</pre>
0375 00431 357 173047 IMM CMHI S2 375B S2 := CLF 0 INSTRUCTION 0376 00432 010 042606 IOG PASS IRCM S2 PASS 700 0377 00433 370 046647 RTN PASS M S4 RESTORE M 0378 00434 210 014007 STORET WRTE PASS TAB DSPL T := DSPL REGISTER 0379 00435 010 042647 PASS M S2 INCREMENT M 0380 00436 320 014247 JMP WAIT+2 DO NOT UPDATE DSPL 0381 * * * * * *	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0359 0360 0361 0362 0363 0364 0365 0366 0367 0368 0369 0370	00400 00401 00402 00403 00404 00405 00405 00405 00407 00410 00412 00413 00414 00415 00415 00415 00415 00417 00420 00421 00422 00423 00424 00425	370 015747 370 015707 370 014647 370 014647 370 014407 370 014147 320 020607 370 015647 370 015647 370 015667 370 0156767 370 0156767 370 0156767 370 0156767 370 0156767 370 0156767 370 0156767 370 0156767 370 015677 370 0156777 370 015677 370 0156777 370 015677777 370 0156777777777777777777777777777777777777	STORES STOREM STOREB STOREA STOREST STOREF STOREMM STOREY STOREX STFENCE	ALGN ORG RTN RTN JMP RTN RTN JMP RTN RTN IMM RTN JMP IMM	MESP COV L1 CNDX SOV	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A S S S S S S S S S S S S S S S S S S	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL DSPL 007B DSPL S1 M M DSPL *+2	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M TEST FOR DSPL 14 SET UP ELB INSTRUCTION STORE DSPL 14 INTO EXTEND</pre>
0376 00432 010 042606 IOG PASS IRCM S2 0377 00433 370 046647 RTN PASS M S4 RESTORE M 0378 00434 210 014007 STORET WRTE PASS TAB DSPL T := DSPL REGISTER 0379 00435 010 042647 PASS M S2 INCREMENT M 0380 00436 320 014247 JMP WAIT+2 DO NOT UPDATE DSPL 0381 * * * * *	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0359 0361 0362 0363 0364 0365 0366 0367 0368 0369 0370 0372 0373	00400 00401 00402 00403 00404 00405 00406 00407 00410 00411 00412 00413 00414 00415 00416 00417 00420 00421 00422 00423 00424 00425 00426	370 015747 370 015707 370 014647 370 014647 370 014147 320 021007 370 0141452 370 015007 370 015607 370 015607 370 015607 370 015607 012 015007 010 022447 370 04044 010 033152 010 015022 327 161202 010 036754 342 000607 010 040747	STORES STOREM STOREM STOREA STOREST STOREM STOREMN STOREY STOREX STFENCE	ALGN ORG RTN RTN JMP RTN RTN RTN RTN RTN IMM IMM IMM	MESP COV L1 CNDX SOV SRG1	PASS PASS PASS PASS PASS PASS PASS HIGH AND PASS PASS AL15 LOW PASS	P M B A MEU S 3 Y X L S 1 MEU MEU S 4 S 1 RJS IRCM S 2	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL DSPL MEU S1 M DSPL *+2 200B S1 277B S1	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M TEST FOR DSPL 14 SET UP ELB INSTRUCTION STORE DSPL 14 INTO EXTEND S2 := STF 0 INSTRUCTION</pre>
0377 00433 370 046647 RTN PASS M S4 RESTORE M 0378 00434 210 014007 STORET WRTE PASS TAB DSPL T := DSPL REGISTER 0379 00435 010 042647 PASS M S2 INCREMENT M 0380 00436 320 014247 JMP WAIT+2 DO NOT UPDATE DSPL 0381 * * * * * *	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0361 0362 0364 0365 0366 0366 0366 0366 0366 0368 0369 0370 0371	00400 00401 00402 00403 00404 00405 00406 00407 00410 00411 00412 00413 00414 00415 00414 00415 00416 00417 00421 00422 00423 00424 00425 00426	370 015747 370 015707 320 021607 370 014427 370 014207 370 014147 320 021007 370 014452 370 015647 370 015647 370 015647 370 015647 370 015607 012 015007 010 022447 370 040447 010 033153 010 015022 327 161202 010 036754 342 000607 010 041021 352 177047 010 040747 327 121502	STORES STOREM STOREB STOREA STOREST STOREF STOREMM STOREY STOREX STFENCE	ALGN ORG RTN RTN JMP RTN RTN RTN RTN RTN RTN RTN IMM IMM IMM JMP	MESP COV L1 CNDX SOV SRG1	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S3 Y X L S1 RJS IRCM S1 S2	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL DSPL S1 M DSPL *+2 200B S1 277B S1 *+2	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M TEST FOR DSPL 14 SET UP ELB INSTRUCTION STORE DSPL 14 INTO EXTEND S2 := STF 0 INSTRUCTION TEST FOR INTERRUPT SYSTEM</pre>
0379 00435 010 042647 PASS M S2 INCREMENT M 0380 00436 320 014247 JMP WAIT+2 DO NOT UPDATE DSPL 0381 *	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0355 0356 0357 0358 0364 0365 0364 0365 0366 0367 0368 0369 0370 0371 0372 0373 0374 0375	00400 00401 00402 00403 00404 00405 00405 00407 00410 00411 00412 00413 00414 00415 00416 00421 00422 00422 00423 00424 00425 00424 00423 00424 00427 00427 00430 00431	370 015747 370 015707 320 021607 370 014647 370 014147 370 014147 320 021007 370 014147 320 020607 370 015107 370 015647 370 015647 370 015607 010 022447 370 040447 010 031532 010 036754 342 000607 010 036754 342 000607 010 04122 327 161202 010 041021 352 177047 327 121502 357 173047	STORES STOREM STOREB STOREA STOREST STOREF STOREMM STOREY STOREX STFENCE STCPUS	ALGN ORG RTN RTN JMP RTN RTN RTN RTN RTN RTN RTN IMM IMM IMM JMP	MESP Ll CNDX SOV SRG1 CNDX	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S3 Y X L S1 MEU MEU S4 S1 RJS IRCM S1 S2 S2	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL DSPL 007B DSPL MEU S1 M DSPL *+2 200B S1 277B S1 *+2 375B	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M TEST FOR DSPL 14 SET UP ELB INSTRUCTION STORE DSPL 14 INTO EXTEND S2 := STF 0 INSTRUCTION TEST FOR INTERRUPT SYSTEM</pre>
0380 00436 320 014247 JMP WAIT+2 DO NOT UPDATE DSPL 0381 *	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0356 0356 0362 0363 0364 0365 0366 0367 0368 0369 0370 0371 0372 0373 0374 0375 0376 0377	00400 00401 00402 00403 00404 00405 00406 00407 00410 00411 00412 00413 00414 00415 00416 00417 00420 00421 00422 00423 00424 00425 00425 00426 00427 00431 00432 00433	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	STORES STOREM STOREM STOREA STOREST STOREF STOREMN STOREM STOREX STFENCE	ALGN ORG RTN RTN JMP RTN RTN JMP RTN RTN IMM IMM IMM JMP IMM	MESP Ll CNDX SOV SRG1 CNDX	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A A S S S S S S S S S S S S S S S S S	DSPL DSPL STORET DSPL DSPL STCPUS STFENCE DSPL DSPL DSPL DSPL DSPL 007B DSPL 007B DSPL S1 *+2 200B S1 277B S1 *+2 375B S2	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M TEST FOR DSPL 14 SET UP ELB INSTRUCTION STORE DSPL 14 INTO EXTEND S2 := STF 0 INSTRUCTION TEST FOR INTERRUPT SYSTEM S2 := CLF 0 INSTRUCTION RESTORE M</pre>
0381 *	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0359 0361 0362 0363 0364 0365 0366 0366 0366 0366 0366 0366 0367 0372 0373 0374 0375 0377 0378	00400 00401 00402 00403 00404 00405 00406 00407 00410 00411 00412 00413 00414 00415 00416 00415 00416 00421 00422 00423 00424 00425 00426 00427 00430 00431 00432	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	STORES STOREM STOREM STOREA STOREST STOREM STOREMN STOREX STFENCE STCPUS	ALGN ORG RTN RTN JMP RTN RTN JMP RTN RTN IMM JMP IMM JMP IMM RTN	MESP Ll CNDX SOV SRG1 CNDX	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S 3 Y X L S 1 K EU MEU S 4 S 1 R J S 1 R J S 1 R CM S 2 I R CM TAB	DSPL DSPL STORET DSPL DSPL STCPUS STCPUS STFENCE DSPL DSPL DSPL DSPL DSPL S1 M DSPL *+2 200B S1 277B S1 *+2 375B S2 S4 DSPL	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M TEST FOR DSPL 14 SET UP ELB INSTRUCTION STORE DSPL 14 INTO EXTEND S2 := STF 0 INSTRUCTION TEST FOR INTERRUPT SYSTEM S2 := CLF 0 INSTRUCTION RESTORE M T := DSPL REGISTER</pre>
	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0369 0361 0362 0364 0365 0366 0366 0366 0367 0368 0369 0370 0371 0373 0374 0375 0376 0376 0376 0378 0379	00400 00401 00402 00403 00404 00405 00406 00407 00410 00411 00412 00413 00414 00415 00416 00417 00420 00421 00422 00423 00424 00425	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	STORES STOREM STOREB STOREA STOREST STOREF STOREMM STOREY STOREX STFENCE STCPUS	ALGN ORG RTN RTN JMP RTN RTN RTN RTN RTN RTN IMM IMM IMM IMM IMM IMM RTN WRTE	MESP Ll CNDX SOV SRG1 CNDX	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S 3 Y X L S 1 K EU MEU S 4 S 1 R J S 1 R J S 1 R CM S 2 I R CM TAB	DSPL DSPL DSPL DSPL DSPL DSPL DSPL DSPL	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M TEST FOR DSPL 14 SET UP ELB INSTRUCTION STORE DSPL 14 INTO EXTEND S2 := STF 0 INSTRUCTION TEST FOR INTERRUPT SYSTEM S2 := CLF 0 INSTRUCTION RESTORE M T := DSPL REGISTER INCREMENT M</pre>
	PAGE 0348 0350 0351 0352 0353 0354 0355 0356 0357 0358 0366 0361 0362 0363 0364 0365 0366 0367 0368 0369 0370 0371 0372 0373 0374 0375 0376 0379 0380	00400 00401 00402 00403 00404 00405 00405 00407 00410 00412 00412 00413 00414 00415 00416 00421 00422 00423 00424 00425 00425 00426 00421 00422 00423 00424 00431 00432 00434 00435 00436	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	STORES STOREM STOREB STOREA STOREST STOREF STOREMM STOREY STOREX STFENCE STCPUS	ALGN ORG RTN RTN JMP RTN RTN RTN RTN RTN RTN IMM IMM IMM IMM IMM IMM RTN WRTE	MESP Ll CNDX SOV SRG1 CNDX	PASS PASS PASS PASS PASS PASS PASS PASS	P M B A MEU S 3 Y X L S 1 K EU MEU S 4 S 1 R J S 1 R J S 1 R CM S 2 I R CM TAB	DSPL DSPL DSPL DSPL DSPL DSPL DSPL DSPL	<pre>P := DSPL REGISTER M := DSPL REGISTER B := DSPL REGISTER A := DSPL REGISTER DMS MAP DATA := DSPL REGISTER DMS MAP NUMBER := DSPL REGISTER Y := DSPL REGISTER X := DSPL REGISTER L := 003777 MASK DSPL REGISTER STORE INTO DMS FENCE SAVE M TEST FOR DSPL 14 SET UP ELB INSTRUCTION STORE DSPL 14 INTO EXTEND S2 := STF 0 INSTRUCTION TEST FOR INTERRUPT SYSTEM S2 := CLF 0 INSTRUCTION RESTORE M T := DSPL REGISTER INCREMENT M</pre>

PAGE	0017	RTE MI	CRO-ASS	EMBLER REV	V.A 7	50818				
0384					ORG				440B	
0385	00440	370	076307	UPDATES	RTN		PASS	DSPL		DSPL REGISTER := S
0386	00441	370	074307	UPDATEP	RTN			DSPL		DSPL REGISTER := P
0387	00442	370	000307	UPDATET	RTN		PASS	DSPL	TAB	DSPL REGISTER := T
	00443		032307	UPDATEM	RTN			DSPL		DSPL REGISTER := M
	00444		010307	UPDATEB	RTN			DSPL		DSPL REGISTER := B
	00445		006307	UPDATEA	RTN		PASS	DSPL		DSPL REGISTER := A
	00446		022707	UPDATEST					UPDCPUS	
	00447		022607	UPDATEF	JMP				UPDFENCE	
	00450		022312	UPDATEMM		MESP		DSPL		DSPL REGISTER := DMS MAP DATA
	00451		044307	UPDATEMN				DSPL		DSPL REGISTER := DMS MAP NUMBER
	00452 00453		072307	UPDATEY	RTN			DSPL		DSPL REGISTER := Y
	00453		070307 022447	UPDATEX	RTN			DSPL	•-	DSPL REGISTER := X
	00454		022307	UPDFENCE	RTN		PASS	DSPL	MEU	DODI DEC-DHC CENMUS (EDNCE DEC
	00456		176507	UPDCPUS	IMM		CMHI		177B	DSPL REG=DMS STATUS/FENCE REG L := 100000
	00457		033047	OFDCF05	THE		PASS		177Б М	SAVE M
	00460		177007		IMM		CMLO	_	077B	S1 := 000300 SFS 0
	00461		040606		1001	IOG		IRCM		IR := SFS 0
	00462		037007			100	ZERO		01	INITIALIZE CPU STATUS WORD
0404	00463		163242		JMP	CNDX	SKPF		*+2	TEST FOR INTERRUPT SYSTEM ON
0405	00464	003	041024			Rl	ADD	S 1	S1	S1 := 040000
0406	00465	334	163342		JMP	CNDX	E	RJS	*+2	TEST FOR EXTEND SET
0407	00466	003	041007				ADD	S 1	S1	
	00467		041024			Rl	PASS	S1	S1	
	00470		163502		JMP	CNDX	OVFL		*+2	TEST FOR OVERFLOW SET
	00471		041007				ADD	S 1	S1	
	00472		024507				PASS	_	CIR	L := CIR
	00473 00474		141007				IOR		S1	MERGE IN CIR
	00474		042647				PASS		S2	RESTORE M
0414	00475	370	040307	•	RTN		PASS	DSPL	51	DSPL := E,O,I, AND CIR
	00476	343	164547	DSPICODE	ТММ		LOW	CNTR	3728	CNTR := 000372
	00477		117023	DEFICODE	THE	L4	CMPS		DSPI	S1 := NDSPI SHIFTED LEFT FOUR
	00500		064202		JMP		FLAG		*+4	TEST FOR NO REVERSE DISPLAY MODE
	00501		000547		IMM	chen		CNTR		CNTR := 000
0420	00502		000507		IMM		HIGH		000B	L := 000377
0421	00503		017023			L4	XNOR		DSPI	
0422	00504	001	141026				DBLS		s1	LEFT SHIFT S1; INCREMENT COUNTER
0423	00505	327	164202		JMP	CNDX	AL15	RJS	*-1	TEST FOR INDICATOR BIT
	00506	352	000507		IMM		CMLO		200B	L := 177
	00507		045107				AND	S3	S3	MASK DMS MAP POINTER
	00510		076507		IMM		CWHI	L	337B	L := 020000
	00511		145007		READ		IOR		S 3	MERGE DMS CONTROL BIT
	00512	370	040447		RTN		PASS	MEU	S 1	LOAD DMS MAP ADDRESS REGISTER
0429	00513	347		*						
	00513 00514		000447 024707	RPL	IMM		HIGH	MEU	300B	DISABLE DMS MAPS
	00515		024/07 015247		JSB				LOADER	GO TO LOADER SUBROUTINE
0452	20112	520	01024/		JMP				RUN	REMOTE PROGRAM LOAD

PAGE	0018 R	TE MT	CRO-ASSI	MBLER REV	7.A 76	0818				
0434				*			NADY	LOND	.	
0435 0436				*			NARY			
0437	00516	345	177014	* LOADER	IMM	sov	HIGH	51	177B	S1 := 077777
0439	00517		076607	DOADEN	1141	201	PASS	IRCM	S	IR = S TO SET UP LOADER SELECTION
	00520 00521		000507 040707	MEMSIZE	IMM		LOW AND		300B S1	L := 177700 M := S1; P := S1 AND L
	00522		101002		RTN	CNDX				TEST FOR NO READ/WRITE CAPABILITY
	00523		074007		WRTE		PASS CMHI		Р 357в	WRITE INTO MEMORY L := 010000
	00524 00525		136507 141007		IMM READ		SUB	-	S1	READ BACK FROM MEMORY
0446	00526	010	074507				PASS	L	P	L := WRITTEN DATA
	00527 00530		100747 065002		JMP	CNDX	XOR ALZ	RJS	TAB Memsize	COMPARE Test for present memory
	00531		075007		0	0	PASS		P	Sl := P
0450	00532	250	007063	* SELCODE	IMM	L4	CMLO	52	003B	S2 := 007700
	00532		042507	SERCORE	1 111	54	PASS		S2	
0453	00534	340	014547		IMM		LOW	CNTR S2	006B S	COUNTER := 6 MASK SELECT CODE
	00535 00536		077067 043064			RPT Rl	AND PASS		s s2	SHIFT SELECT CODE 6 PLACES RIGHT
0456	00537	353	156507		IMM		CMLO	-	367B	L := 000010
	00540 00541		143071 101042		RTN	IAK	SUB AL15	52	S 2	S2 := SELECT CODE -10,SYNC TO T6 TEST FOR SELECT CODE LESS THAN 10
0459	00341	307	101042	*	NIN	CHDA	ADIS			
	00542		040647	LOOP		T 4	PASS PASS		S1 LDR	
	00543 00544		031023 040526			L4 ICNT	PASS		S1	THE FIRST PART OF THIS LOOP
	00545		031023			L4	AND		LDR	ROUTINE PACKS EACH FOUR BIT
	00546 00547		040526 031023			ICNT L4	PASS AND		Sl LDR	SEGMENT FROM THE SPECIFIED LOADER ROM INTO A 16-BIT WORD
	00550		040526			_	PASS		s1	
0467	00551	015	131013			COV	NAND	S1	LDR	T5 ON FIRST PASS.LDR ->> PRESET
PAGE	0019 R	TE M	ICRO-ASS	EMBLER RE	V.A 7	60818				
	00552		026526		IMM	ICNT	CMHI AND		013E S1	L := 172000
	00553 00554		041107 166507		IMM		HIGH	-	173B	L := 075777
	00555		044747		THE	CNDX	XNOR	RJ S	S3 STWORD	TEST FOR I/O INSTRUCTION
	00556 00557		067402 077122		JMP IMM	LI	CMLO		037B	S3 := 000700
0475	00560	010	044507				PASS	L	53	
	00561 00562		040747 027402		JMP	CNDX	AND ALZ		S1 STWORD	TEST FOR HALT INSTRUCTION
	00563		016507		IMM		CMLO	L	307B	L := 000070
	00564 00565		040747 027402		JMP	CNDX	AND ALZ		S1 STWORD	TEST FOR SELECT CODE LESS THAN 10
	00566		042507		0111	ch2h	PASS		S 2	
	00567		041007	STWORD	WRTE		ADD PASS		S1 S1	PATCH IN CONFIGURING SELECT CODE WRITE WORD INTO MEMORY
	00570 00571		040007 133007	SINORD	WRID		INC	sl	M	
	00572		166102		JMP	CNDX	CNT8		LOOP	TEST FOR LOADER COMPLETION TWOS COMPLEMENT LAST AVAILABLE
	00573 00574		175007 141007				CMPS INC		P Sl	WORD OF PROGRAM MEMORY AND
0488	00575	210	040007		WRTE		PASS	TAB	S1	STORE INTO LAST LOADER ADDRESS
	00576 005 77		033007 040647		READ		DEC PASS		M Sl	
	00577		040647		KEND		PASS	L	S 2	PATCH SELECT CODE INTO
0492	00601	003	001007				ADD		TAB	PORT CONTROLLER WORD 1 STORE PORT CONTROLLER WORD 1
	00602 00603		040007 030747		WRTE JSB		PASS	TAB	S1 CPTEST	PERFORM QUICK PROCESSOR TEST
0494	00003	500	000/4/							-

DACE	0020 8			EMBLER RE	V N 76	0818				
0496	0020 R	TE MI	CRU-A55	*	V.A /(,0010				
0496				*	FTRMV	ARE D	IAGNO	STIC	5	
0498				*						
0499				*						
	00604	220	033007	TEST32K	READ		DEC	S1	M	S1 := M - 1; READ MEMORY WORD
0501	00605	360	000642		RTN	CNDX				CHECK FOR TEST COMPLETION
	00606	017	101047				CMPS		TAB	S2 := COMPLEMENTED DATA
	00607		C42007		WRTE		PASS		S2	T/A/B := COMPLEMENTED DATA; WRITE L := COMPLEMENTED DATA
	00610		042507		READ		PASS		S2	L := COMPLEMENTED DATA S2 := ORIGINAL DATA
	00611		143047				CMPS	52	S2	COMPARE
	00612		100747		7.45	ONDY	XOR	D10	TAB FAILURE	TEST FOR MEMORY FAILURE
	00613		076502		JMP	CNDX		FJS	S2	T/A/B=OPIG. DATA; RESTORE MEMORY
	00614		042007		WRTE		PASS		S1	1/A/B-OFIG. DATA, ABETONE ABAONT
	00615		040647		JMP		PASS	P 1	TEST32K	
	U0616	320	030207	*	JMP				1651526	
0511	00617	242	053022	CPTEST	IMM	Ll	LOW	S 1	325B	Sl := 177652
	00617		124507	CPIESI	IMM	111	HIGH		252B	L := 125377
	00621		041016		1144	CLFL		s1	S1	S1 := 125252
	00621		031207		JSB	CDID		01	REGTEST	
	00622		043017		000	STFL	PASS	S 1	S 2	S1 := 052525
0517	00025	010	045017	*						
	00624	017	141054	REGTEST		sov	CMPS	S 2	S1	S2 = NS1 THIS FOUTINE LOADS
	00625		043107				PASS	S3	S 2	S3 = S2 THE SCRATCH REGISTERS
0520	00626	150	045162		LWF	Ll	PASS	S4	S 3	S4 = NS3 WITH ONE OF TWO
0521	00627	150	047224		LWF	Rl	PASS	S 5	S4	S5 = NS4 COMPLEMENTARY DATA
0522	00630	017	151263			L4	CMPS	S6	S 5	S6 = NS5 PATTERNS. REGISTERS
0523	00631	157	153322		LWF	Ll	CMPS	S7	56	S7 = S6 WITH 1 BIT DIFFER.
0524	00632	150	055364		LWF	Rl	PASS		S7	S8 = NS7 IN ADDRESS ARE FILLED
0525	00633		057423			L4	PASS		S 8	S9 = S8 WITH UNLIKE PATTERNS.
0526	00634	017	161447				CMPS		S 9	S10= NS9 THE ROTATE/SHIFT AND
	00635		063507				PASS		S10	S11= S10 FLAG LOGIC IS CHECKED.
	00636		050507				PASS	L	S5	L := OTHER TEST PATTERN
	00637		156756			CLFL			S8	XOR SAME PATTERN
	00640		076602		JMP	CNDX		RJS		TEST FOR NON-ZEROS XNOR SAME PATTERN
	00641		060747				XNOR		S9	TEST FOR NON-ONES
	00642		176602		JMP	CNDX	ONES	RJ S	S7	XOR DIFFERENT PATTERN
	00643		154747		TND	CNIDY	XOR ONES	DIC		TEST FOR NON-ONES
	00644 00645		176602 062747		JMP	CNDX	XNOR		S10	XNCR DIFFERENT PATTERN
	00645		076602		JMP	CNDY	ALZ	PJS		TEST FOR NON-ZEROS
	00646		076602		0101	CUDA	ADD	100	SII	ADD UNLIKE PATTEPNS
	00650		036602		JMP	CNDY	COUT			TEST FOR CARRY OUT
	00650		110642		JMP		ONES		ASR+1	TEST FOR NON-ONES
	00651		036607		JMP	CINDA	ONES		FAILURE+2	
0,40	000 52	520	0,000,0		0111					

PAGE	0021 R	דה אז	CPO-ASS	EMBLER REV	7 8 76	0818				
	00653		037747	MEMLOST		0010	ZERO	S		CLEAR DISPLAY ON POWER UP
	00654		030747	*	JSB				CPTEST	TEST CENTRAL PROCESSOR
0544	00655	0.06	037253	* RIPP1MW		cov	ZERO	66		CLEAR S6
	00656		077207	RIPPIMW		COV	PASS		S	SAVE S
	00657		052307					DSPL		CLEAR DISPLAY REGISTER
	00660		075307				PASS		P	SAVE P
	00661		100547	DMSLOAD	IMM		LOW	CNTR		COUNTER := 40
	00662 00663		077047 004447		IMM IMM		CMHI HIGH		337B 102B	S2 := 020000 ENABLE SYSTEM MAP
-	00664		042447		1 1-11-1		PASS		s2	CLEAR DMS ADDRESS REGISTER
	00665		052452			MESP	PASS		56	LOAD MAP
	00666		153265			DCNT		S6	S6	INCREMENT MAP ADDRESS
	00667 00670		173242 077747		JMP	CNDX	CNT8 CMLO		*-2 337в	TEST FOR ALL MAPS LOADED PASS LOADER INVALID SC.,SET IR
	00671		024707		IMM JSB		CMLO	5	LOADER	FIND HOW MUCH MEMORY AVAILABLE
	00672		015761		002	SRG1	PASS	S	DSPL	RESTORE S. CLEAF EXTEND
	00673	010	033107				PASS	53	M	S3 := TOP OF ENABLED MEMORY
	00674		134402		JMP	CNDX		~ ~	TESTDMS	TEST FOR PRESENT MEMORY
	00675 00676		175047 154147		IMM IMM		CMLO LOW		376B 366B	BACKGROUND PATTERN := 000001 TEST PATTERN := 177766
	00677		035107		JSE		DON	2	RIPP 32K	TEST #1
	00700		177047		IMM		CMHI	52	177B	BACKGROUND PATTERN := 100000
	00701		154147		IMM		CMLO	Α	366B	TEST PATTERN := 000011
	00702		035107		JSB				RIPP32K	TEST #2
	00703 00704		177047 176147		IMM IMM		LOW CMHI		377В 177В	BACKGROUND PATTERN := 177777 TEST PATTERN := 100000
	00705		035107		JSB		CHILI	6	RIPP 32K	TEST #3
	00706		051047				PASS	S 2	S 5	BACKGROUND PATTERN := S5 (DSPL)
	00707		035107		JSB				RIPP32K	TEST #4
	00710 00711		022447 022747	TESTDMS			PASS PASS	MEU	MEU MEU	ENABLE MEM STATUS REGISTER
	00712		135002		JMP	CNDX			*+6	TEST IF DMS IS PRESENT
	00713		115747				INC	S	DSPL	S := DISPLAY REGISTER
	00714		076507		I MM		CMLO		337B	L := 40
	00715 00716		176307 0730 42		TND	CNDX	XOR	DSPL RJS		DISPLAY REGISTER := S TEST FOR ALL MEMORY TESTED
		320	0/3042		JMP	CNDX		RJS	DMSLOAD	
						CHDR		MEU		
0579	00717	345	000447		IMM		HIGH PASS		100B S 5	DISABLE DMS MAPS RESTORE S
0579 0580	00717	345 010	000447				HIGH PASS		100B	DISABLE DMS MAPS
0579 0580 0581	00717 00720 00721	345 010 360	000447 051775 055707	EMBLER RE	IMM RTN	SHLT	HIGH PASS	S	100B S 5	DISABLE DMS MAPS RESTORE S
0579 0580 0581 PAGE	00717 00720 00721	345 010 360 TE M	000447 051775 055707	EMBLER RE' RIPP32K	IMM RTN	SHLT	HIGH PASS DEC	S	100B S 5	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT
0579 0580 0581 PAGE 0583 0584	00717 00720 00721 0022 P 00722 00723	345 010 360 TE MI 000 210	000447 051775 055707 (CRO-ASS 044735 042007		IMM RTN	SHLT 50818	HIGH PASS DEC DEC PASS	S P PNM TAB	100B \$5 \$7 \$3 \$2	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/E := EACKGROUND PATTERN
0579 0580 0581 PAGE 0583 0584 0585	00717 00720 00721 0022 F 00722 00723 00723	345 010 360 TE MI 000 210 000	000447 051775 055707 CCRO-ASS 044735 042007 074707		IMM RTN V.A 70 WRTE	SHLT 50818 SHLT	HIGH PASS DEC DEC PASS DEC	S P PNM TAB PNM	100B S5 S7 S3 S2 P	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1
0579 0580 0581 PAGE 0583 0584 0585 0586	00717 00720 00721 0022 P 00722 00723	345 010 360 TE MI 000 210 000 327	000447 051775 055707 (CRO-ASS 044735 042007		IMM RTN V.A 70	SHLT 50818 SHLT	HIGH PASS DEC DEC PASS	S P PNM TAB PNM FJS	100B \$5 \$7 \$3 \$2	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/E := EACKGROUND PATTERN
0579 0580 0581 PAGE 0583 0584 0585 0586 0586 0587 0588	00717 00720 00721 0022 P 00722 00723 00723 00724 00725 00726 00727	345 010 360 TE MI 000 210 000 327 352 010	000447 051775 055707 CRO-ASS 044735 042007 074707 175142 177147 046715	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM	SHLT 50818 SHLT CNDX	HIGH PASS DEC DEC PASS DEC AL15 CMLO PASS	S P TAB PNM RJS S4 PNM	100B 55 57 \$3 \$2 P *-2 277B \$4	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0589	00717 00720 00721 0022 P 00722 00723 00724 00725 00726 00727 00730	345 010 360 TE M1 000 210 000 327 352 010 210	000447 051775 055707 ICRO-ASS 044735 042007 074707 175142 177147 046715 006007		IMM RTN V.A 70 WRTE JMP IMM WRTE	SHLT 50818 SHLT CNDX	HIGH PASS DEC PASS DEC AL15 CMLO PASS PASS	S P TAE PNM FJS S4 PNM TAE	100B 55 57 53 52 P *-2 277B 54 A	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0588 0588 0589 0590	00717 00720 00721 0022 P 00722 00723 00724 00725 00726 00726 00730 00731	345 010 360 TE MI 000 210 000 327 352 010 210 352	000447 051775 055707 (CRO-ASS 044735 042007 074707 175142 177147 046715 006007 174507	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE IMM	SHLT 50818 SHLT CNDX	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS PASS CML0	S P TAE PNM FJS S4 PNM TAE	100B 55 57 \$3 \$2 P *-2 277B \$4	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0588 0589 0590 0591	00717 00720 00721 0022 P 00722 00723 00724 00725 00726 00727 00730	345 010 360 TE MI 000 210 000 327 352 010 210 352 223	000447 051775 055707 ICRO-ASS 044735 042007 074707 175142 177147 046715 006007	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE	SHLT 50818 SHLT CNDX PRST	HIGH PASS DEC PASS DEC AL15 CMLO PASS PASS	S P TAB PNM FJS S4 PNM TAP L P	100B 55 57 \$3 \$2 P *-2 277B \$4 A 276B	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P+1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0589 0590 0591 0592 0593	00717 00720 00721 0022 P 00722 00723 00724 00725 00726 00727 00730 00731 00732 00733 00734	345 010 360 TE MI 000 210 000 327 352 010 210 352 223 010 014	000447 051775 055707 ICRO-ASS 044735 044735 044735 074707 175142 177147 046715 006007 174507 075707 006515 100747	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE IMM READ	SHLT 50818 SHLT CNDX PRST PRST	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS CML0 PASS CML0 PASS XOR	S P PNM TAB PNM FJS S4 PNM TAP L P L	100B 55 57 \$3 \$2 P *-2 277B \$4 A 276B P A TAB	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := 000101 P := P + 101 L := TEST PATTERN COMPARE
0579 0580 0581 PAGE 0583 0584 0585 0585 0586 0587 0588 0589 0590 0591 0592 0593 0594	00717 00720 00721 0022 P 00722 00723 00724 00725 00726 00726 00731 00731 00732 00733 00734	345 010 360 TE MI 000 210 000 327 352 010 210 210 210 210 352 223 010 014 320	000447 051775 055707 CCRO-ASS 044735 042007 074707 175142 177147 046715 006007 174507 076515 100747 076542	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE IMM	SHLT 50818 SHLT CNDX PRST PRST CNDX	HIGH PASS DEC DEC PASS DEC AL15 CMLO PASS CMLO PASS XOR ADD PASS XOR ALZ	S P PNM TAB PNM TAB L PNM TAB L P L RJS	100B 55 57 S3 52 P *-2 277B S4 A 276B P A TAB FAILURE+1	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0589 0590 0591 0592 0593 0594 0595	00717 00720 00721 0022 P 00722 00723 00726 00726 00726 00731 00731 00731 00732 00733 00734 00735 00736	345 010 360 TE MI 000 210 000 327 352 010 210 352 223 010 010 4 320 010	000447 051775 055707 ICRO-ASS 044735 044735 044735 074707 175142 177147 046715 006007 174507 075707 006515 100747 076542 044515	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE IMM READ JMP	SHLT 50818 SHLT CNDX PRST PRST CNDX	HIGH PASS DEC DEC PASS DEC ALIS PASS CMLO ADD PASS XOR ALZ PASS	S P TAE PNM FJS S4 PNM TAP L P L RJS L	100B 55 57 \$3 \$2 P *-2 277B \$4 A 276B P A TAB FAILURE+1 \$3	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0589 0590 0591 0592 0593 0594 0595 0596	00717 00720 00721 0022 P 00722 00723 00724 00725 00726 00726 00731 00731 00732 00733 00734	345 010 360 TE M1 000 210 000 327 352 223 010 210 352 223 010 014 320 010 010 210	000447 051775 055707 CCRO-ASS 044735 042007 074707 175142 177147 046715 006007 174507 076515 100747 076542	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE IMM READ	SHLT 50818 SHLT CNDX PRST PRST CNDX	HIGH PASS DEC DEC PASS DEC AL15 CMLO PASS CMLO PASS XOR ADD PASS XOR ALZ	S P TAB PNM FJS S4 PNM TAP L P L RJS L TAB	100B 55 57 S3 52 P *-2 277B S4 A 276B P A TAB FAILURE+1	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0590 0591 0592 0593 0594 0595 0597 0598	00717 00720 00721 0022 F 00722 00723 00724 00725 00726 00727 00730 00731 00732 00733 00734 00735 00736 00737 00740 00741	345 010 360 TTE M1 000 210 000 210 352 010 210 352 223 010 014 320 010 210 014 320 010 210 014	000447 051775 055707 CCRO-ASS 044735 044735 044735 074707 175142 177147 046715 006007 174507 075707 006515 100747 076542 042007 174647 075402	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE IMM READ JMP	SHLT 50818 SHLT CNDX PRST PRST CNDX PRST	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS CML0 PASS XOR AL2 PASS PASS SUB COUT	S P TAB PNM FJS S4 PNM TAP L P L RJS L TAB KJS	100B 55 57 S3 S2 P *-2 277B S4 A 276B P A TAB FAILURE+1 S3 S2 P RIPLOOP	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := 000101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B = BACKGROUND PATTERN PESTORE TEST FOR NON-EXISTENT MEMORY TEST FOR RIPPLE PASS COMPLETE
0579 0580 0581 PAGE 0583 0584 0585 0585 0587 0588 0599 0591 0592 0593 0594 0595 0596 0598 0599	00717 00720 00721 0022 F 00722 00723 00724 00725 00726 00726 00727 00730 00731 00732 00731 00732 00734 00735 00736 00737 00740 00741 00741	345 010 360 TE M1 000 210 000 210 352 210 210 352 220 010 210 352 220 010 210 014 320 010 210 014 320 010	000447 051775 055707 CCRO-ASS 044735 042007 074707 175142 177147 046715 006007 174507 075707 075707 076515 100747 076542 C44515 042007 174647 075402 047147	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE IMM READ JMP WRTE JMP	SHLT 50818 SHLT CNDX PRST PRST CNDX PRST CNDX CNDX	HIGH PASS DEC DEC PASS DEC ALL5 CML0 PASS CML0 ADD PASS XOR ALZ PASS SUB COUT DEC	S P TAE PNM FJS S4 PNM TAP L P L RJS L TAB M FJS S4	100B 55 57 S3 52 P *-2 277B S4 A TAB FAILURE+1 S3 S2 P RIPLOOP S4	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P+1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := 000101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR NON-EXISTENT MEMORY TEST FOR RIPPLE PASS COMPLETE DECREMENT 32K COUNTER
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0598 0590 0591 0594 0595 0596 0597 0598 0599 0599 0599	00717 00720 00721 0022 P 00722 00723 00726 00726 00726 00731 00730 00731 00732 00733 00734 00735 00736 00737 00740 00741 00742 u0743	345 010 360 TE MI 000 210 327 352 010 210 223 010 014 320 010 210 004 327	000447 051775 055707 ICRO-ASS 044735 044735 044735 044735 175142 177147 046715 100747 075707 075707 076542 042007 174647 175342	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE IMM READ JMP WRTE	SHLT 50818 SHLT CNDX PRST PRST CNDX PRST CNDX CNDX	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS CML0 ADD PASS CML0 ADD PASS SUB CML0 AL2 PASS SUB COUT AL15	S P TAB PNM FJS S4 PNM TAB L P L TAB L TAB KJS S4 RJS RJS	100B 55 57 \$3 \$2 P *-2 277B \$4 A 276B P A TAB FAILURE+1 \$3 \$2 P RIPLOOP \$4 RIPLCOP-1	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR NON-EXISTENT MEMORY TEST FOR RIPPLE PASS COMPLETE DECREMENT 32K COUNTER TEST FOR ENTIRE 32K TESTED
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0590 0591 0592 0593 0594 0595 0596 0597 0598 0599 0599 0600 0601	00717 00720 00721 0022 P 00722 00723 00724 00725 00726 00727 00730 00731 00732 00733 00734 00735 00736 00737 00740 00741 00742 00741 00742 00744	345 010 360 TE MI 000 210 000 327 352 010 210 210 014 320 010 210 014 321 004 321 004 321 004	000447 051775 055707 CCRO-ASS 044735 042007 074707 175142 177147 046715 006007 174507 075707 075707 076515 100747 076542 C44515 042007 174647 075402 047147	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE IMM READ JMP WRTE JMP	SHLT 50818 SHLT CNDX PRST PRST CNDX PRST CNDX CNDX	HIGH PASS DEC DEC PASS DEC ALL5 CML0 PASS CML0 ADD PASS XOR ALZ PASS SUB COUT DEC	S P TAB PNM TAB PJS S4 PNM TAP L RJS L RJS L RJS S4 RJS S4 L S4 L RJS L	100B 55 57 S3 52 P *-2 277B S4 A TAB FAILURE+1 S3 S2 P RIPLOOP S4	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P+1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := 000101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR NON-EXISTENT MEMORY TEST FOR RIPPLE PASS COMPLETE DECREMENT 32K COUNTER
0579 0580 0581 PAGE 0583 0586 0587 0588 0587 0588 0599 0591 0592 0593 0594 0595 0596 0597 0598 0599 0600 0601 0602 0603	00717 00720 00721 0022 F 00722 00723 00724 00725 00726 00727 00730 00731 00732 00733 00734 00735 00736 00736 00736 00737 00740 00741 00742 00743 00744 00745 00746	345 010 360 TE MI 000 210 000 327 352 010 210 010 223 010 014 320 014 321 000 321 004 321 000 321 000 010	000447 051775 055707 ICRO-ASS 044735 044735 044735 074707 175142 177147 046715 006007 174507 075707 076542 04515 042007 174647 075402 047147 175342 042507	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE JMP JMP JMP READ	SHLT 50818 SHLT CNDX PRST PRST CNDX PRST CNDX CNDX CNDX	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS CML0 PASS CML0 PASS SCML0 PASS SUB COUT DEC AL15 PASS SUB COUT DEC PASS SUB COUT	S P PNM TAE PNJS S4 PNM TAE L P L RJS L RJS S4 RJS S4 S4 S4 S1 PNM	100B S5 S7 *-2 277B S4 A 276B P A TAB FAILURE+1 S3 S2 P RIPLOOP S4 RIPLCOP-1 S2	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := 000101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B = BACKGROUND PATTERN PESTORE TEST FOR NON-EXISTENT MEMORY TEST FOR RIPPLE PASS COMPLETE DECREMENT 32K COUNTER TEST FOR ENTIRE 32K TESTED L := BACKGROUND PATTERN P := TOP OF ENABLED MEMORY M := P; P := P-1; READ
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0590 0591 0592 0593 0594 0595 0596 0597 0598 0599 0600 0601 0602 0603 0604	00717 00720 00721 0022 P 00722 00723 00726 00726 00726 00731 00731 00731 00732 00734 00735 00736 00737 00740 00741 00742 00743 00744 00745 00746 00747	345 010 360 TE MI 0000 210 352 223 010 010 210 010 210 010 210 010 210 010 210 010 210 010 210 010 210 010 210 010 327 352 223 010 327 352 223 010 352 223 010 210 352 223 010 000 210 352 223 010 000 210 352 223 010 000 210 0 352 223 010 000 210 352 223 010 000 210 352 223 010 000 210 352 223 010 00 210 327 352 223 010 210 210 210 210 210 210 210 210 210	000447 051775 055707 ICRO-ASS 044735 044735 044735 044735 074707 175142 177147 046715 006007 174507 075707 075707 075707 075707 076542 042007 174647 175342 042507 044707 074707 101702	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE JMP JMP JMP READ	SHLT 50818 SHLT CNDX PRST PRST CNDX PRST CNDX CNDX	HIGH PASS DEC DEC PASS DEC AL15 CMLO PASS PASS CMLO ADD PASS SUB CMLO ADD PASS SUB COUC AL15 PASS PASS PASS COUC AL15 PASS PASS COUC CAL15 CMLO PASS	S P PNM TAE PNJS S4 PNM TAE L P L RJS L RJS S4 RJS S4 S4 S4 S1 PNM	100B 55 57 S3 S2 P *-2 277B S4 A TAB FAILURE+1 S3 S2 P RIPLOOP S4 RIPLCOP-1 S2 S3 P	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR ENTIRE 32K TESTED L := BACKGROUND PATTERN P := TOP OF ENABLED MEMORY M := P; P := P-1; READ TEST FOR ENTIRE 32K READ
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0598 0590 0591 0592 0593 0595 0596 0597 0598 0599 0599 0599 0599 0599 0599 0599	00717 00720 00721 0022 P 00722 00723 00725 00726 00726 00730 00731 00730 00731 00732 00733 00734 00735 00736 00737 00740 00741 00742 00743 00744 00745 00746 00747	345 010 360 TTE MI 0000 210 000 327 352 223 010 210 010 210 010 210 004 321 004 321 004 321 010 010 210 010 210 010 010 327	000447 051775 055707 ICRO-ASS 044735 044735 044735 075707 175142 177147 046715 006007 174507 075707 006515 100747 076542 042007 174647 075402 047147 175342 042507 044707 074707 101702 100747	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM READ JMP WRTE JMP READ RTN	SHLT 50818 SHLT CNDX PRST PRST CNDX CNDX CNDX CNDX	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS CML0 PASS CML0 PASS CML0 PASS SUB CML0 PASS SUB CML15 PASS SUB COUT DEC PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT SUB COUT SUB SUB COUT SUB SUB SUB SUB SUB SUB SUB SUB SUB SUB	S P PNM TAE PNJS S4 PNM TAE L P L RJS L RJS S4 RJS S4 S4 S4 S1 PNM	100B 55 57 *-2 277B 54 A 276B P A TAB FAILURE+1 S3 S2 P RIPLOOP 54 RIPLCOP-1 S2 S3 P TAB	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR NON-EXISTENT MEMORY TEST FOR RIPPLE PASS COMPLETE DECREMENT 32K COUNTER TEST FOR ENTIRE 32K TESTED L := DACKGROUND PATTERN P := TOP OF ENABLED MEMORY M := P; P := P-1; READ TEST FOR ENTIRE 32K READ TEST AGAINST EXPECTED BACKGROUND
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0599 0590 0591 0592 0593 0594 0595 0596 0597 0598 0599 0600 0601 0602 0603 0604 0605	00717 00720 00721 0022 P 00722 00723 00724 00725 00726 00727 00730 00731 00732 00733 00734 00735 00736 00737 00740 00741 00742 00741 00742 00744 00745 00746 00747 00745 00746	345 010 360 TTE MI 0000 210 000 327 352 223 010 210 010 210 010 210 004 321 004 321 004 321 010 010 210 010 210 010 010 327	000447 051775 055707 ICRO-ASS 044735 044735 044735 044735 074707 175142 177147 046715 006007 174507 075707 075707 075707 075707 076542 042007 174647 175342 042507 044707 074707 101702	RIPP32K	IMM RTN V.A 70 WRTE JMP IMM WRTE JMP JMP JMP READ	SHLT 50818 SHLT CNDX PRST PRST CNDX PRST CNDX CNDX CNDX	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS CML0 PASS CML0 PASS CML0 PASS SUB CML0 PASS SUB COUT DEC PASS SUB COUT DEC PASS SUB COUT DES PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT SUB PASS SUB COUT SUB SUB SUB SUB SUB SUB SUB SUB SUB SUB	S P PNM TAE PNJS S4 PNM TAE L P L RJS L FAE RJS S4 RJS S4 S4 S4 S1 PNM	100B 55 57 S3 S2 P *-2 277B S4 A TAB FAILURE+1 S3 S2 P RIPLOOP S4 RIPLCOP-1 S2 S3 P	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR ENTIRE 32K TESTED L := BACKGROUND PATTERN P := TOP OF ENABLED MEMORY M := P; P := P-1; READ TEST FOR ENTIRE 32K READ
0579 0580 0581 PAGE 0583 0586 0585 0586 0587 0588 0591 0592 0594 0592 0594 0595 0596 0597 0598 0599 0599 0596 0597 0598 0599 0600 0601 0602 0603 0604 0605 0605 0605	00717 00720 00721 0022 P 00722 00723 00724 00725 00726 00727 00730 00731 00732 00733 00734 00735 00736 00737 00740 00741 00742 00741 00742 00744 00745 00746 00747 00745 00746	345 010 360 TE MI 000 210 000 210 010 210 014 320 014 321 004 321 004 321 000 327 010 014 320 014 321 000 327 010 010 321 000 210 000 200 2	000447 051775 055707 ICRO-ASS 044735 044735 044735 075707 175142 177147 046715 006007 174507 075707 006515 100747 076542 042007 174647 075402 047147 175342 042507 044707 074707 101702 100747	RIPP32K RIPLOOP BKGNDCK	IMM RTN V.A 70 WRTE JMP IMM READ JMP WRTE JMP READ RTN	SHLT 50818 SHLT CNDX PRST PRST CNDX CNDX CNDX CNDX	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS CML0 PASS CML0 PASS CML0 PASS SUB CML0 PASS SUB COUT DEC PASS SUB COUT DEC PASS SUB COUT DES PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT PASS SUB COUT SUB PASS SUB COUT SUB SUB SUB SUB SUB SUB SUB SUB SUB SUB	S P PNM TAE PNJS S4 PNM TAE L PL RJS L L RJS S4 S4 S4 S1 PNM RJS S4 S4 S1 PNM	100B 55 57 *-2 277B 54 A 276B P A TAB FAILURE+1 S3 S2 P RIPLOOP 54 RIPLCOP-1 S2 S3 P TAB	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P+1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := 000101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR ENTIRE 32K TESTED L := DACKGPOUND PATTERN P := TOP OF ENABLED MEMORY TEST FOR ENTIRE 32K TESTED L := DACKGPOUND PATTERN P := TOP OF ENABLED MEMORY K := P; P := P-1; READ TEST FOR ENTIRE 32K READ TEST FOR EXPECTED BACKGROUND A := EXPECTED DATA
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0598 0590 0591 0592 0593 0594 0595 0596 0597 0599 0600 0601 0602 0603 0604 0605 0606 0606 0606 0609	00717 00720 00721 0022 P 00722 00723 00726 00726 00726 00731 00730 00731 00732 00733 00734 00735 00740 00741 00742 00743 00744 00745 00744 00745 00751	345 010 360 TE MI 0000 210 352 223 010 010 210 010 210 010 210 010 210 010 210 010 210 010 210 010 210 010 0	000447 051775 055707 ICRO-ASS 044735 044735 044735 044735 044735 175142 177147 046715 006007 174507 075707 075707 006515 100747 075542 044515 042007 174647 175342 042507 044707 101702 100747 074707 101702	RIPP32K RIPLOOP BKGNDCK	IMM RTN V.A 70 WRTE JMP IMM READ JMP WRTE JMP READ RTN JMP	SHLT 50818 SHLT CNDX PRST PRST CNDX PRST CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX	HIGH PASS DEC DEC PASS CMLO PASS CMLO PASS CMLO ADD PASS SUB CMLO ADD PASS SUB COUT AL15 PASS DEC AL15 XOR AL2 PASS PASS DEC	S P PNM FJS S4 PNM TAE PNM TAE L P TAE L TAE S4 FJS S4 FJS L PNM S4 FJS S4 FJS S4 FJS S4 FJS S4 FJS S4 FJS S4 FJS S4 FJS S4 FJS S5 FJS FJS FJS FJS FJS FJS FJS FJS FJS FJS	100B 55 57 *-2 277B 54 A 276B P A TAB FAILURE+1 53 52 P RIPLOOP 54 RIPLCOP-1 52 53 P TAB BKGNDCK S2 TAB	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/E := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR NON-EXISTENT MEMORY TEST FOR RIPPLE PASS COMPLETE DECREMENT 32K COUNTER TEST FOR ENTIRE 32K TESTED L := BACKGROUND PATTERN P := TOP OF ENABLED MEMORY M := P; P := P-1; READ TEST FOR ENTIRE 32K READ TEST FOR EXPECTED BACKGROUND A := EXPECTED DATA B := ACTUAL DATA
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0598 0590 0591 0592 0593 0594 0595 0596 0597 0598 0595 0596 0597 0598 0599 0600 0601 0602 0603 0604 0605 0606 0607 06060 0607 0609 0610	00717 00720 00721 0022 P 00722 00723 00726 00726 00726 00730 00731 00730 00731 00732 00733 00734 00735 00736 00737 00740 00741 00742 00743 00744 00745 00746 00745 00751	345 010 360 210 0200 327 352 010 210 210 010 210 014 321 010 210 010 210 010 220 367 010 010 220 010 010 327 010 010 327 010 010 327 010 010 327 010 010 340	000447 051775 055707 ICRO-ASS 044735 044735 044735 044707 175142 177147 046715 006007 174507 075707 006515 100747 076542 042007 174647 075402 047147 175342 042507 044707 074707 074707 074707 074707 074707 074707 042507 042507 044707 074707 074707	RIPP32K RIPLOOP BKGNDCK	IMM RTN V.A 70 WRTE JMP IMM READ JMP WRTE JMP READ RTN JMP READ	SHLT 50818 SHLT CNDX PRST PRST CNDX PRST CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS CML0 PASS CML0 PASS CML0 PASS SUB CML0 PASS SUB CML15 PASS DEC AL15 PASS DEC AL15 CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS PASS SUB CML0 PASS SUB SUB SUB SUB SUB SUB SUB SUB SUB S	S P PNM TAB PNM S4 PNM TAP L PL RJS L RJS S4 PNM RJS S4 S4 PNM RJS S4 PNM RJS S4 PNM RJS S4 PNM TAB PJS S4 PNM TAB PJS S4 PNM TAB PJS S5 PNM RJS S5 PNM RJS S5 PNM RJS S5 PNM RJS S5 PNM PNM PN PN PN PN PN PN PN PN PN PN PN PN PN	100B 55 57 *-2 277B 54 A 276B P A TAB FAILURE+1 53 52 P RIPLOOP 54 RIPLCOP-1 52 53 P TAB BKGNDCK S2 TAB 000B	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMOFY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR NON-EXISTENT MEMORY TEST FOR RIPPLE PASS COMPLETE DECREMENT 32K COUNTER TEST FOR ENTIRE 32K TESTED L := BACKGROUND PATTERN P := TOP OF ENABLED MEMORY M := P; P := P-1; READ TEST FOR ENTIRE 32K READ TEST FOR ENTIRE 32K READ TEST FOR EXPECTED BACKGROUND A := EXPECTED DATA B := ACTUAL DATA SET ALL DISPLAY INDICATOR BITS
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0590 0591 0592 0593 0594 0595 0596 0597 0598 0599 0600 0601 0602 0603 0604 0605 0606 0607 0608 0606 0607 0608 0601 0611	00717 00720 00721 0022 P 00722 00723 00724 00725 00726 00727 00730 00731 00732 00733 00734 00735 00734 00735 00740 00741 00742 00741 00742 00741 00742 00741 00745 00746 00747 00751	345 010 360 TE MI 000 210 000 327 352 010 210 210 014 321 000 210 010 210 010 210 010 210 010 210 010 327 352 223 010 010 340 340	000447 051775 055707 ICRO-ASS 044735 044735 044735 044735 175142 177147 046715 006007 174507 075707 076542 04515 042007 174647 075402 047147 175342 042507 044707 075402 044707 075402 042147 036302 042147 000213 000375 176307	RIPP32K RIPLOOP BKGNDCK	IMM RTN V.A 70 WRTE JMP IMM READ JMP WRTE JMP READ RTN JMP	SHLT CNDX PRST CNDX PRST CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS CML0 PASS CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 PASS COUT AL15 PASS SUB DEC AL15 CML0 PASS SUB COUT AL15 PASS SUB COUT AL15 PASS SUB COUT AL15 PASS SUB COUT AL15 CML0 PASS SUB COUT CAL15 CML0 CML0 CML0 CML0 CML0 CML0 CML0 CML0	S P PNM TAE PJS S4 PNM TAE L RJS L RJS L RJS L RJS S4 PNM FJS S4 PNM TAE PNM A B DSPI DSPI	100B 55 57 *-2 277B 54 A 276B P A TAB FAILURE+1 53 52 P RIPLCOP 54 KIPLCOP 54 KIPLCOP 54 KIPLCOP 52 53 P TAB BKGNDCK 52 TAB 000B 377B	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := 000101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR NON-EXISTENT MEMORY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR RIPPLE PASS COMPLETE DECREMENT 32K COUNTER TEST FOR ENTIRE 32K TESTED L := DACKGPOUND PATTERN P := TOP OF ENABLED MEMORY M := P; P := P-1; READ TEST FOR ENTIRE 32K READ TEST FOR ENTIRE 32K READ TEST FOR ENTIRE 32K READ TEST FOR ENTIRE 32K READ TEST FOR EXPECTED BACKGROUND A := EXPECTED DATA B := ACTUAL DATA SET ALL DISPLAY REGISTER BITS
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0599 0590 0591 0592 0593 0594 0595 0596 0597 0598 0599 0600 0601 0602 0603 0606 0604 0606 0607 0608 0609 0611 0612	00717 00720 00721 0022 F 00722 00723 00724 00725 00726 00727 00730 00731 00732 00733 00734 00735 00736 00737 00740 00741 00742 00740 00741 00742 00740 00741 00745 00746 00747 00755 00755 00755	345 010 360 TE MI 000 210 000 210 010 210 014 320 010 014 320 010 014 321 000 210 014 321 000 210 014 321 000 210 010 010 020 004 327 010 010 0220 367 010 0220 010 0220 010 0220 010 014 327 010 014 327 010 014 327 010 014 327 010 014 327 010 014 327 010 010 010 010 010 0210 010 0210 010 0	000447 051775 055707 ICRO-ASS 044735 044735 044735 044707 175142 177147 046715 006007 174507 075707 075707 075707 075707 075707 075707 075402 044515 042007 174647 075402 047147 175342 042507 044707 175342 042507 044707 074707 107072 1074707 107642 042147 00375 176307 054242	RIPP32K RIPLOOP BKGNDCK	IMM RTN V.A 70 WRTE JMP IMM READ JMP WRTE JMP READ RTN JMP READ	SHLT CNDX PRST CNDX PRST CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS CML0 PASS CML0 PASS CML0 PASS SUB CML0 PASS SUB CML15 PASS DEC AL15 PASS DEC AL15 CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS PASS SUB CML0 PASS SUB SUB SUB SUB SUB SUB SUB SUB SUB S	S P PNM TAE PJS S4 PNM TAE L RJS L RJS L RJS L RJS S4 PNM FJS S4 PNM TAE PNM A B DSPI DSPI	100B 55 57 *-2 277B 54 A 276B P A TAB FAILURE+1 53 52 P RIPLCOP 54 KIPLCOP 54 KIPLCOP 54 KIPLCOP 52 53 P TAB BKGNDCK 52 TAB 000B 377B	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMOFY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR NON-EXISTENT MEMORY TEST FOR RIPPLE PASS COMPLETE DECREMENT 32K COUNTER TEST FOR ENTIRE 32K TESTED L := BACKGROUND PATTERN P := TOP OF ENABLED MEMORY M := P; P := P-1; READ TEST FOR ENTIRE 32K READ TEST FOR ENTIRE 32K READ TEST FOR EXPECTED BACKGROUND A := EXPECTED DATA B := ACTUAL DATA SET ALL DISPLAY INDICATOR BITS
0579 0580 0581 PAGE 0583 0584 0585 0586 0587 0588 0599 0590 0591 0592 0593 0594 0595 0596 0597 0598 0599 0600 0601 0602 0603 0606 0604 0606 0607 0608 0609 0611 0612	00717 00720 00721 0022 P 00722 00723 00724 00725 00726 00727 00730 00731 00732 00733 00734 00735 00734 00735 00740 00741 00742 00741 00742 00741 00742 00741 00745 00746 00747 00751	345 010 360 TE MI 000 210 000 210 010 210 014 320 010 014 320 010 014 321 000 210 014 321 000 210 014 321 000 210 010 010 020 004 327 010 010 0220 367 010 0220 010 0220 010 0220 010 014 327 010 014 327 010 014 327 010 014 327 010 014 327 010 014 327 010 010 010 010 010 0210 010 0210 010 0	000447 051775 055707 ICRO-ASS 044735 044735 044735 044735 175142 177147 046715 006007 174507 075707 076542 04515 042007 174647 075402 047147 175342 042507 044707 075402 044707 075402 042147 036302 042147 000213 000375 176307	RIPP32K RIPLOOP BKGNDCK	IMM RTN V.A 70 WRTE JMP IMM WRTE IMP WRTE JMP JMP READ RTN JMP	SHLT CNDX PRST CNDX PRST CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX	HIGH PASS DEC DEC PASS DEC AL15 CML0 PASS CML0 PASS CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 CML0 PASS SUB COUT DEC AL15 PASS COUT AL15 PASS SUB DEC AL15 CML0 PASS SUB COUT AL15 PASS SUB COUT AL15 PASS SUB COUT AL15 PASS SUB COUT AL15 CML0 PASS SUB COUT CAL15 CML0 CML0 CML0 CML0 CML0 CML0 CML0 CML0	S P PNM TAE PJS S4 PNM TAE L RJS L RJS L RJS L RJS S4 PNM FJS S4 PNM TAE PNM A B DSPI DSPI	100B 55 57 S3 S2 P *-2 277B S4 A 276B P A TAB FAILURE+1 S3 S2 P RIPLCOP-1 S2 S3 P TAB BKGNDCK S2 TAB 000B 377B WAIT+2	DISABLE DMS MAPS RESTORE S RESTORE P AND EXIT T/A/B := EACKGROUND PATTERN M := P; P := P-1 TEST FOR COMPLETE 32K S4 := 000100 P := S4; M := S4 T/A/B := TEST PATTERN; WRITE L := C00101 P := P + 101 L := TEST PATTERN COMPARE TEST FOR SUCCESSFUL COMPARE L := TOP OF ENABLED MEMORY T/A/B= BACKGROUND PATTERN PESTORE TEST FOR NON-EXISTENT MEMORY TEST FOR RIPPLE PASS COMPLETE DECREMENT 32K COUNTER TEST FOR ENTIRE 32K TESTED L := DACKGROUND PATTERN P := TOP OF ENABLED MEMORY M := P; P := P-1; READ TEST FOR ENTIRE 32K READ TEST FOR ENTIRE 32K READ TEST FOR EXPECTED BACKGROUND A := EXPECTED DATA B := ACTUAL DATA SET ALL DISPLAY INDICATOR BITS SUSPEND TEST

	0023 R	TE MI	CRO-ASSI	EMBLER REV	/.A 76 ORG	0818			760B	
0616 0617 0618				* *		ARY MA	PPING	TABI		
0619				*						
0620 0621	00760	324	161007	* MACTABL1	JMP				23420E	2000 ACCESS SYSTEM
	00761		161007		JMP				23420B	2000 ACCESS SYSTEM
	00762		140004		JMP JMP	FJ 30 FJ 30			27000B 23400E	2000 ACCESS SYSTEM
	00763 00764		160004 160004		JMP	FJ 30			27400E	
0626	00765	326	000004		JMP	RJ 30			30000B	
	00766 00767		020004 040004		J MP J MP	FJ 30 FJ 30			30400B 31000E	
	00770		000004		JMP	FJ30			34000E	
	00771		020004		JNP	RJ 30			34400E 35000B	
	00772 00773		040004 060004		J MP J MP	RJ 30 RJ 30			35400B	
0633	00774	324	000004		JMP	RJ 30			20000E	DYNAMIC MAPPING SYSTEM
	00775		001004		JMP JMP	RJ 30 FJ 30			20020E EIG	DYNAMIC MAPPING SYSTEM EXTENDED INSTRUCTION GROUP
	00776 00777		041004 042004		JAP	RJ 30			EIG+20B	EXTENDED INSTRUCTION CROUP
0637				*						
	01000 01001		061557 061547	MACTABLO	J M P J M P	STFL			FAD FSE	FLOATINC PCINT ADD FLOATING POINT SUBTRACT
	01001		065107		JEP				FMP	FLOATING POINT MULTIPLY
	01003		067047		JMP	CODI			FDV	FLOATING POINT DIVIDE FLOATING POINT TO INTEGER
	01004 01005		060257 060007		JMP JMP	STFL			FIX FLT	INTEGER TO FLOATING POINT
	01006		100004		JMP	FJ30			36000B	
	01007		140004		JMP	FJ 30 RJ 30			37000B 21000B	FAST FORTRAN
	$01010\\01011$		040004 060004		J MP J MP	RJ 30			21400E	FASI FOFTRAN
0648	01012	324	100004		JMP	FJ 30			22000B	HP RESERVED
	01013 01014		$120004 \\ 140004$		J MP J MP	RJ 30 RJ 30			22400B 23000B	HP RESERVED HP RESERVED
	01015		000004		JMP	RJ 30			24000B	HP RESERVED
	01016		100004		JMP	FJ 30			26000E	HP RESERVED HP RESERVED
	01017		120004		JMP	RJ 30			26400E	PF RESERVED
PAGE 0655		TE M	ICRO-ASS	EMBLER RE	V.A 7	60818				
0656				*	EXTE	NDED	INSTFU	CTIC	N GROUF	
0657 0658				*						
	01020	320	043007	EIG	JMP				S*X	SAX/SBX
	01021		003607		RTN		PASS	х	CAB	CAX/CBX LAX/LBX
	01022		043307 043647		JMP JMP				L*X STX	STX
0663	01024	370	070047		RTN		PASS	CAB	х	CXA/CBX
	01025		044007 044147		JMP JMP				LDX ADX	LDX ADX
	01026 01027		044147		JMP				X*X	XAX/XBX
	01030		045007		JMP			.,	S*Y	SAY/SBY
	01031		003647 045307		ETN JMP		PASS	ĭ	CAE L*Y	CAY/CBY Lay/lby
0670	01033	320	045607		JMF				STY	STY
	01034		072047 045747		RTN JMP		PASS	CAB	Y LDY	CYA/CYB LDY
	01035		045747		JMP				ADY	ADY
	01037		046307		JMP				X*Y	XAY/XDY ISX
	01040		044507 044647		JMP JMP				ISX DSX	DSX
0677	01042		046747		JMP				JLY	JLY
	01043		054107		JNP				LBT	LET SET
	01044		C54407 O51507		JMP JMP				SBT MBT	MBT
0681	01046	320	052147		JMP				CBT	CBT
	2 01047 8 01050		053107		JMP JMP				SFB ISY	SFB ISY
0684	01051		046607		JMP				DSY	DSY
	01052		047147		JMP				JPY BITS	JPY SES
	6 01053 7 01054		056707		JMP JMP				BITS	CES
0688	01055	320	056707		JMP				BITS	TBS
	01056 01057		647407 050747		JMP JMP				CMW MVW	CMW MVW
2020		520	000/4/		0171					

		TE MI	CRO-ASS	EMBLER RE	V.A 70	50818				
0692				*				_		
0693 0694				*		REG				
0695				*					-	
	01060	300	012447	s*x	JSB				INDIRECT	
	01061		070507	3	036		PASS	L	X	L := X
	01062		033007				ADD		M	
	01063		040647				PASS		s1	M := X + T/A/B
	01064		002036		WRTE	MPCK			CAB	T/A/B := A/B; WRITE
0701	01065	320	043547		JMP				RETURN	
0702				*						
	8 01066		012447	L*X	JSB				INDIRECT	
	01067		070507				PASS		х	L := X
	5 01070		033007				ADD		M	
	5 01071		040647		READ		PASS		sl	M := X + T/A/B; READ
	7 01072		000047				PASS		TAB	A/B := T/A/B
	01073		174707	RETURN	READ		INC	PNM	Р	M := P; P := P+1; READ
	01074	370	036747	*	RTN					
0710	, 01075	200	012447		TCD				TNDTDDCM	
	2 01076		012447 070036	STX	JSB	MPCK	DACC		INDIRECT X	T/A/B := X; WRITE
	B 01070		043547		JMP	MPCK	PASS	IND	RETURN	I/R/D :- X; WRITE
0714		320	043547	*	JMP				RETORN	
	01100	300	012447	LDX	JSB				INDIRECT	
	01101		001607	2011	000		PASS	x	TAB	X := T/A/B
	7 01102		174700		READ	RTN		PNM	P	M := P; P := P+1; READ
0718				*						
0719	01103	300	012447	ADX	JSB				INDIRECT	
0720	01104	010	070507				PASS	L	х	L := X
0721	01105	263	001607		ENVE		ADD	х	TAB	X := X + T/A/B
	2 01106	227	174700		READ	RTN	INC	PNM	Р	M := P; P := P+1; FEAD
07.23				*						
	01107		002507	x*x	READ		PASS		CAB	L := A/B
	01110		070047				PASS		х	A/B := X
0726	01111	372	137607	*	RTN		PASL	х		X := L
	01112	227	171607				****			TNODDKDNM V. DDAD
	01112		171607	ISX	READ	CNDY	INC	X	x	INCREMENT X; READ
	01113		041602 174700		RTN READ		INC	FJ S PNM	Р	TEST FOR ZERO M := P; P := P+1; READ
0731		221	114/00	*	NEWD	NT N	INC	PINPI	1	$\mathbf{F} = \mathbf{F} = \mathbf{F} = \mathbf{F} = \mathbf{F} + $
	01115	220	071607	DSX	READ		DEC	х	x	DECREMENT X; READ
	B 01116		041602	DBA	READ	CNDX		RJS		TEST FOR ZERO
	01117		174700		READ		INC		P	M := P; P := P+1; READ
		,							-	,

PAGE 0025 RTE MICRO-ASSEMBLER REV.A 760818

PAGE	0026 R	TE M	ICRO-ASS	EMBLER RE	V.A 7	60818				
0736				*						
0737	01120	300	012447	S*Y	JSB				INCIRECT	
	01121	010	072507				PASS	L	Y	L := Y
	01122		033007				ADD	S1	м	
	01123		040647				PASS		S1	M := Y + T/A/B
	01124		002036			MPCK	PASS	TAB	CAB	T/A/B := A/B; WRITE
0742	01125	320	043547	*	JMP				RETURN	
	01126	300	012447	L*Y	JSB				INDIRECT	
	01127		072507		030		PASS	T.	Y	L := Y
	01130		033007				ADD	s1	M	L 1
0747	01131		040647		READ		PASS		 S1	M := Y + T/A/B; READ
0748	01132	010	000047				PASS		TAB	A/B := T/A/E
	01133	227	174700		READ	RTN	INC	PNM	P	M := P; P := P+1; READ
0750				*						
	01134		012447	STY	JSB				INDIRECT	
	01135 01136		072036 043547			MPCK	PASS	TAB	Y	T/A/B := Y; WRITE
0754	01130	320	043347	*	JMP				RETURN	
	01137	300	012447	LDY	JSB				INDIRECT	
	01140	-	001647	601	036		PASS	Y	TAB	Y := T/A/B
	01141		174700		READ	RTN	INC		P	M := P; P := P+1; FEAD
0758				*					•	
0759	01142	300	012447	ADY	JSB				INDIRECT	
	01143	010	072507				PASS	L	Y	L := Y
	01144		001647		ENVE		ADD	Y	TAB	Y := Y + T/A/B
	01145	227	174700		READ	RTN	INC	PNM	Р	M := P; P := P+1; PEAD
0763	01146	220	000507	*				_		
	01140		002507 072047	X*Y	READ		PASS		CAB Y	L := A/B
	01150		137647		RTN		PASS		1	A/B := Y Y := L
0767		572	257047	*	NIN		LUDT	1		1 L
0768	01151	227	173647	ISY	READ		INC	Y	Y	INCREMENT Y; READ
	01152	360	041642		RTN	CNDX	ALZ	RJS		TEST FOR ZERO
	01153	227	174700		READ	RTN	INC	PNM	P	M := P; P := P+1; FEAD
0771				*						
	01154		073647	DSY	READ		DEC	Y	Y	DECREMENT Y; READ
	01155 01156		041642		RTN	CNDX		RJS	_	TEST FOR ZERO
			174700		READ		INC	PNM	P	M := P; P := P+1; READ
PAGE	0027 R	TE MI	CRO-ASS	EMBLER RE	V.A 76	50818				
0776				*						
0777 0778				*	JUMP	INSTI	RUCTI	ONS		
0779				*						
	01157	300	012447		TCD				THEFTE	
	01160		075647	JLY	JSB		PASS	Y	INDIRECT P	Y := P
	01161		033707				PASS		M	P := M
	01162		047247		JMP			-	JPY+2	DO MP CHECK, COMPLETE JLY
0784				*						
	01163		072507	JPY			PASS	L	Y	L := Y
	01164		001707				ADD	Р	TAB	P := Y + T/A/B
	01165 01166		120607		IMM			IRCM		PREPARE MP FOR 0,1 PROTECTION
	01167		174707 036776		READ	MDCF	INC	PNM	P	M := P; P := P+1, FEAD
		570	030770		RTN	MPCK				CHECK JUMP TARGETS

PAGE	0028	RTE	MICRO-ASSEMBLER	REV.A	760818	
0791			*			

0791			*						
0792			*	WORD	MANI	PULAT	ION I	NSTRUCTION	IS
0793			*						-
0794			*						
0795	01170	300 056007	CMW	JSB				INITIAL	
0796	01171	230 006647	LCMW	READ		PASS	м	A	M := WORD ADDRESS OF ARRAY 1
0797	01172	010 010647				PASS	M	В	M := WORD ADDFESS OF ARRAY 2
0798	01173	230 000507		READ		PASS	L	TAB	L := ARRAY 1 WORD
0799	01174	007 110207				INC	в	В	BUMP ARRAY 2 ADDRESS
0800	01175	014 101007				XOR	S1	TAB	
0801	01176	327 110342		JMP	CNDX	AL15		NOTEQ	TEST FOR SIMILAR SIGN BITS
0802	01177	014 141007				XOR	S1	Sl	
0803	01200	004 140747				SUB		Sl	
0804	01201	320 050442		JMP	CNDX	ALZ	RJS	NOTEQ+2	TEST FOR WORD COMPARE
0805	01202	007 106147				INC	Α	Α	BUMP ARRAY 1 ADDRESS
0806	01203	000 045107				DEC	S3	S 3	INCREMENT WORD COUNT
	01204	320 003542		JMP	CNDX			RETURN	TEST FOR COMPLETE COMPARE
	01205	335 007442		JMP	CNDX	NINT		LCMW	TEST FOR INTERRUPT PENDING
	01206	320 056507		JMP				INTPEND	
	01207	322 110542	NOTEQ	JMP	CNDX	L15		*+4	TEST FOR WORD 1 NEGATIVE
	01210	320 050507		JMP				*+2	AVOID COUT CHECK FOR XOR
	01211	321 010542		JMP	CNDX	COUT		*+2	TEST FOR WORD 1 LESS THAN WORD 2
	01212	007 175707					P	P	BUMP P
	01213	007 175707				INC	P	Р	BUMP P
	01214	000 044507					L	S3	L := RESIDUAL STRING COUNT
	01215	003 010207				ADD	В	В	UPDATE B PAST STRING
	01216	227 174700		READ	RTN	INC	PNM	P	M := P; P := P+1; READ
0818			*						
	01217	300 056007	MVW	JSB				INITIAL	
	01220	230 006647	LMVW	READ		PASS		A	<pre>M := SOURCE ADDRESS; READ</pre>
	01221	007 106147				INC	Α	A	BUMP SOURCE ADDRESS COUNTER
	01222	010 010647				PASS		в	M := DESTINATION ADDRESS
	01223	010 001047				PASS	S 2	TAB	S2 := SOURCE WORD
	01224	210 042036		WRTE	MPCK	PASS		S2	STORE SOURCE WORD TO DESTINATION
	01225	007 110207					в	В	BUMP DESTINATION COUNTER
	01226	000 045107				DEC	S 3	S 3	DECREMENT WORD COUNTER
	01227	320 003542		JMP	CNDX			RETURN	TEST FOR COMPLETE MOVE
	01230	335 011002		JMP	CNDX	NINT		LMVW	TEST FOR PENDING INTERRUPT
0829	01231	320 056507		JMP				INTPEND	

PAGE 0029 RTE MICRO-ASSEMBLER REV.A 760818

0831				*						•
0832				*	BYTE		PULATI		NSTRUCTION	s -
0833				*						
	01232	300	056007	мвт	JSB				INITIAL	TO DECK KODD ADDRESS
0836	01233		007064	LMBT	LWF	Rl	PASS	S 2	A	S2 := FROM WORD ADDRESS
	01234		055507		JSB				LDBYTE	JUMP TO BYTE LOADING SUBROUTINE JUMP TO BYTE STORING SUBROUTINE
	01235		054647		JSB		INC	A	STBYTË A	BUMP FROM ADDRESS
	01236 01237		106147 045107				DEC	s3	s3	DECREMENT BYTE COUNT
	01237		003542		JMP	CNDX		00	RETURN	TEST FOR COMPLETE MOVE
	01241		011542		JMP		NINT		LMBT	TEST FOR INTERRUPT PENDING
0843	01242	320	056507		JMP				INTPEND	
0844		2.0.0		*	100				INITIAL	
	01243 01244		056007 007064	CBT LCBT	JSB LWF	Rl	PASS	52	A	S2 := WORD ADDRESS
	01244		055507	церт	JSB	κı	TADD	52	LDBYTE	JUMP TO BYTE LOADING SUBROUTINE
	01246		041207				PASS	S5	S1	S5 := BYTE 1
	01247		011064		LWF	Rl	PASS	S 2	в	S2 := WORD ADDRESS
	01250		055507		JSB			_	LDBYTE	JUMP TO BYTE LOADING SUBROUTINE
	01251		110207				INC	B	B	BUMP STRING 2 ADDRESS L := BYTE 1
	01252		050507				PASS SUB	L	S5 S1	SUBTRACT: BYTE 2 - BYTE 1
	01253 01254		140747 050442		JMP	CNDX		RJ S	NOTEQ+2	TEST FOR BYTE COMPARE
	01255		106147		0111	0	INC	A	A	BUMP STRING 1 ADDRESS
	01256		045107				DEC	S3	S 3	DECREMENT BYTE COUNT
0857	01257	320	003542		JMP	CNDX			RETURN	TEST FOR COMPLETE COMPARE
	01260		012202		JMP	CNDX	NINT		LCBT	TEST FOR INTERRUPT PENDING
-	01261	320	056507	*	JMP				INTPEND	
0860	01262	344	000507	SFB	IMM		HIGH	L	000B	L := 377B
	01263		033207	515	1		PASS		M	SAVE M
	01264		007107				AND	S 3	А	S3 := TEST BYTE
	01265		007163			L4	SANL		A	CA TERNINGTON RVTE
	01266		047163	T CPD	T 1-7 D		PASS		S4 B	S4 := TERNINATION BYTE S2 := WORD ADDRESS
	01267 01270		011064 055507	LSFB	LWF JSB	Rl	PASS	52	LDBYTE	JUMP TO BYTE LOADING SUBROUTINE
	01270		040507		0.50		PASS	L	S1	L := RIGHT JUSTIFIED BYTE
	01272		144747				XOR		S 3	COMPARE TO TEST BYTE
0870	01273	320	014602		JMP	CNDX	ALZ		SBT+4	TEST FOR TEST BYTE MATCH
	01274		110207				INC	в	В	BUMP STRING ADDRESS
	01275		146747			OND V	XOR		S4	COMPARE TO TERMINATION BYTE TEST FOR TERMINATION BYTE MATCH
	01276 01277		003542		JMP JMP		ALZ NINT		RETURN LSFB	TEST FOR INTERRUPT PENDING
	01300		075707		Um	CIIDA	DEC	Р	P	DECPEMENT P
	01301		000307		JMP				HORI	INTERRUPT PENDING
0877				*						
PAGE	: 0030	RTE N	ICRO-ASS	SEMBLER RI	EV.A	760818	3			
	01302		011064	LBT	LWF	Rl	PASS	5 S2	В	S2 := WORD ADDRESS
	01303		033107				PASS	5 S 3	M	SAVE M
	01304		055507		JSB				LDBYTE	JUMP TO BYTE LOADING SUBROUTINE
	2 01305		044647		REAI)	PASS INC	S M B	S3 B	RESTORE M AND PEAD BUMP BYTE ADDRESS
	01306 01307		7 110207 0 040147		RTN		PASS		sı	A := RIGHT JUSTIFIED BYTE
0885		570	,	*			2			
	, 5 01310	344	000507	SBT	IMM		HIGH	ΗL	000B	L := 000377
088	7 01311		033207				PASS		M	AL - DIGUN TUOMIDIDD DVMC. DEAD
	3 01312		2 007007		10-		AND	S1	A	S1 := RIGHT JUSTIFIED EYTE; READ JUMP TO BYTE STORING SUBROUTINE
	9 01313		054647		JSB	D RTN	PASS	S M	STBYTE S5	RESTORE M AND READ
0090	01314	23	050640		REAL		E MOI	5 19	55	



PAGE	0031 R	TE MI	CRO-ASSI	EMBLER RE	V.A 70	50818				
0892 0893				*			BROUT	INEC		
0894				*						
0897 0898 0899	01315 01316 01317 01320 01321	230 334 014	011064 042647 055202 000507 141007	* STBYTE	LWF READ JMP	R1 CNDX	PASS PASS FLAG SANL IOR	M RJS L	B S2 *+5 TAB S1	S2 := WORD ADDRESS M := WORD ADDRESS; READ TEST FOR HIGH OPDER BYTE L := EYTE TO BE PFESERVED S1 := WORD WITH MERGED BYTES
0902 0903 0904 0905	01322 01323 01324 01325 01326	367 012 010 010	040036 110207 000507 041023 041023		WRTE RTN	MPCK L4 L4	PASS INC AND PASS PASS	B L S1 S1	S1 B TAB S1 S1	STORE WORD INTO MEMORY BUMP B L := BYTE TO BE PRESERVED
0907	01327 01330 01331	210 (141007 040036 110207	*	WRTE RTN	MPCK	IOR PASS INC	SI TAB B	Sl Sl B	S1 := WORD WITH MERGEC BYAES STORE WORD IN MEMOPY BUMP B
0911 0912 0913 0914	01332 01333 01334 01335 01336 01337	344 (334 (372 (014 (042647 000507 055702 001007 001023 041023	LDBYTE	READ IMM JMP RTN RTN	CNDX L4 L4	PASS HIGH FLAG AND SANL PASS	L RJS Sl Sl	S 2 000B *+2 TAB TAB S 1	READ L := 000377 TEST FOR HIGH ORDER BYTE Sl := RIGHT JUSTIFIED BYTE Sl := RIGHT JUSTIFIED BYTE
0918	01340 01341 01342	300 0	036747 012447 174707	* INITIAL	FEAD JSB		INC	PNM	INDIRECT P	READ M := P; P := P+1
0920 0921 0922	01343 01344 01345	230 (320 (010 (001107 017502 000507		READ JMP	CNDX	PASS ALZ PASS	S3	г ТАВ GOFETCH ТАВ	S3 := INITIAL COUN1; FEAD TEST FOR ZERO WORD COUNT
0924 0925 0926	01346 01347 01350 01351	006 (210 (000002 037047 042036 137107		RTN WRTE RTN	CNDX MPCK	ALZ ZERO PASS PASL	TAB	S2	TEST FOR RESIDUAL COUNT CLEAR WORD 3 S3 := ACTUAL COUNT
0929 0930 0931	01352 01353 01354 01355	000 (210 (320 (075707 074707 044007 000307	* INTPEND	WRTE JMP		DEC DEC PASS	P PNM TAB	P P S3 HORI	DECREMENT P DECREMENT P STORE PRESENT WORD COUNT INTERRUPT PENDING
PAGE 0933	0032 R	TE MI	CRO-ASS	EMBLER RE	V.A 7	6081 8				
0933 0934 0935 0936				*	BIT	MANIP	ULATI	ON IN	STRUCTIONS	
0938 0939 0940	01356 01357 01360 01361 01362	010 230 300	012447 000507 074647 012447 057603	BITS	JSB READ JSB JSB	ION	PASS PASS		INDIRECT TAB P INDIRECT CBS	L := MASK READ WORD TO BE MODIFIED
0942 0943 0944 0945	01363 0136 4 01365	210 007	040036 175707 174700	*		MPCK	PASS INC INC		S1 P P	STORE WORD BACK INTO MEMORY P := P + 1
0947 0948 0949	01366 01367 01370 01371	007 234 320	175707 174707 140747 017542	FTBS	READ JMP	CNDX		P PNM	P P S1 *+2	P := P + 1 M := P; P := P + 1
0951 0952	01372 01373	320	174707 000007	GOFETCH	READ JMP		INC	PNM	P FETCH	M := P; P := P+1; READ
0954 0955	01374 01375 01376 01377	012 320	001007 001007 057307 101007	CBS TBS SBS	RTN JMP RTN		SANL AND IOR	51 51 51	TAB TAB FTBS TAB	Sl := WORD WITH BITS CLEARED Sl := WORD WITH BITS CLEARED FINISH TBS Sl := WORD WITH BITS SET

PAGE 0033 RTE MICRO-ASSEMBLER REV.A 760818 1400B 0958 ORG 0959 **** 0960 × 0961 21XE MICRO-CODE * 0962 * MODULE 03: FLOATING POINT INSTRUCTIONS 0963 * EAS 0964 * REV 1976-04-26-1800 0965 0966 0967 0968 FLOAT EQU * 0969 0970 01400 010 006213 FLT COV PASS B Α CLEAF LSE'S IO SHIFT INTO E SET EXPONENT FOR MAX INTEGER BECAUSE PACK BUMPS IT 0971 01401 006 036147 ZERO A 0972 01402 353 141147 CMLO S4 \$360 IMM 0973 01403 000 075707 DEC P P PACK 0974 01404 320 073007 JMP PAGE 0034 RTE MICRO-ASSEMBLER REV.A 760818 0976 0977 ON ENTRY-- A, E = FLOATING POINT NUMBER FLAG = 10978 * 0979 * 0980 ON EXIT A = INTEGER B = CHANGED (USUALLY = A, THOUGH) 0981 0982 × USES A, E, S1, S2 0983 0984 01405 340 000513 FIX IMM COV LOW L %000 L := 1 111 111 100 000 000 LWF R1 NSOL JMP CNDX ALO 0985 01406 153 111024 NSOL S1 в S1 := - EXP - 10986 01407 321 120442 FIXOK1 RETURN ZERO IF EXP < 0 0987 01410 226 036140 READ RTN ZERO A 007 141007 FIXOK1 0988 01411 INC S1 S1 S1 := -EXP 0989 0990 01412 012 011047 AND S2 B := LSB'S В 0991 01413 010 006207 0992 01414 010 042147 B := MSB'S PASS B Α S 2 A := LO BITS PASS A 0993 01415 \$360 L := 15 353 140507 IMM CMLO L 0994 01416 003 041014 SOV ADD S1 S1 CALCULATE 17 - EXP 0995 01417 320 021242 JMP CNDX ALZ RTRNINTG NO SHIFTING IF EXP = 17 0996 01420 327 161142 JMP CNDX AL15 RJS FIXOK2 OVERFLOW IF EXP > 17 0997 01421 SET A TO MAX INTEGER 011 136164 ONE A R1 0998 01422 START INSTRUCTION FEAD; EXIT 230 036740 RETNFP READ RTN 0999 1000 01423 010 040567 FIXOK2 RPT PASS CNTR S1 COUNTER := #SHIFTS; SET REPEAT FF 1001 01424 030 010224 ARS R1 PASS B B DO THE SHIFTS * 1002 1003 RTRNINTG EQU * 1004 01425 010 006513 L := LSE'S FROM SHIFT COV PASS L А 1005 01426 A := INTECER 010 010147 PASS A В 1006 01427 327 161102 JMP CNDX AL15 RJS WE ARE DONE IF A POSITIVE INTEGEF RETNFP 1007 01430 010 142747 IOR S2 ELSE CHECK FOR ROUND NECESSARY 1008 01431 320 021102 JMP CNDX ALZ RETNFP RETURN IF NO DITS LANCING 1009 1010 01432 227 106140 READ FTN INC A ELSE ROUND UP AND RETURN Α

PAGE	0035 F	TE MICRO	-ASSEMBLER	REV.A 760	818				
1012			*			в	- FLO	ATING POIN	T ADD / SUETRACT
1013			*						
1014			*	CN ENT	RYA	A,B =	= FIR	ST CPERAND	
1015			*						ESS OF SECOND CPEFAND
1016			*					MEANS ADD	=0 MEANS SUBTRACT
1017			*	ON EXI	т й	A,B =	= (FI	RST OPERAN	D) +(-) (SECOND CPEFAND)
1018			*						
1019			*	USES R	EGIS	TEFS	S1,S	2,53,54,55	,56
1020			*						
1021			FSB	EQU				*	ITS THE SAME AS FAD
	01433	230 036	7 47 FAD	READ					
1023			*						
1024	01434	300 0124	447	JSB				INDIRECT	GO CLEAR INDIFECTS IF NECESSARY
1025	01435	300 0710	607	JSB				UNPACK	GO UNPACK THE NUMBERS
1026	01436	010 042	747		1	PASS		S 2	IS $OP2 = 0?$
	01437	320 0620	042	JMP C	NDX /	ALZ	RJ S	*+2	SKIP IF NOT
1028	01440	342 0013	147	IMM	1	LOW	S4	\$200	EXP(D) := -200
1029			*						
1030	01441	010 010	747		I	PASS		В	IS $OP1 = C?$
1031	01442	320 0622	202	JMP C	NDX A	ALZ	RJS	*+2	SKIP IF NOT
1032	01443	342 0012	207	IMM	1	LOW	S 5	\$200	EXP(C) := -200
1033			*						
1034	01444	334 022	742	JMP C	NDX I	FLAG		DIFR	SKIP AHEAD IF DOING AN ADD
1035	01445	017 1430	047		(CMPS	S2	S2	-ELSE NEGATE OP2
1036	01446	017 145	107		(CMPS	S 3	S 3	
	01447	007 145	107			INC	\$3	S3	
1038	01450	321 062	742	JMP C	NDX (COUT	RJS	DIFR	IF NO CARRY GUT, GO PROCEED
1039	01451	007 1430	047			INC	S2	S 2	-BUMP MSB'S
1040	01452	327 162	742	JMP C	NDX /	AL15	RJS	DIFR	IF POSITIVE, GO PROCEED
	01453	001 142	747		1	DBLS		S 2	-WAS IT 1000?
	01454	320 062	742	JMP C	NDX /	ALZ	RJS	DIFE	
1043			*						
		010 0430		R	1 1	PASS	S2	S 2	YES, MAKE IT 0100
1045	01456	007 147	147		1	INC	S4	S4	AND ADJUST EXPONENT

1047 * 1048 * FIND DIFFERENCE IN EXPONENTSSMALLER EXPONENT GETS F	
1048 * FIND DIFFERENCE IN EXPONENTSSMALLER EXPONENT GETS F 1049 *	IGHT-SHIFTED.
1050 01457 010 046507 DIFR PASS L S4 L := EXP(D)	
1051 01460 004 151007 SUB S1 S5 S1 := EXP(C) - EXP(C) 1052 01461 320 024102 JMP CNDX ALZ ADD2 IF 0,DO THE ADDITION	
1053 * 1054 01462 327 163302 JMP CNDX AL15 PJS RVFS	
1055 * 1056 * WE NEED TO SHIFT THE SECOND NUMBER.	
1057 *	
1058 01463 017 141007 CMPS S1 S1	
1059 01464 007 141007 INC S1 S1 S1 := POSITIVE DIFFE	
1060 01465 320 063607 JMP SWAMPCHK GO CHECK IF ONE OF 1	THEM>THE OTHER
1062 * SWAP THE NUMEERSWRONG ONE IS IN B,A 1063 *	
1063	
1066 01470 010 006507 PASS L A 1067 01471 010 044147 PASS A S3 A := S3	
1068 01472 012 137107 PASL S3	
1069 01473 010 051147 PASE 35 1069 01473 010 051147 PASE 35 S4 := LAPCER EXPONEN	1 m
1070 * FRS5 54 55 54 - ERFOLK ENTONES	11
1071 * CHECK FOF ABS(EXP2 - EXP1) > 30 IF SO, ADDING WILL	DO NOTHING
1072 *	, be normine
1073 01474 343 116507 SWAMPCHK IMM LOW L \$347	
1074 01475 003 040547 ADD CNTR S1 TEST (S1 - 30(B8))
1075 01476 327 172702 JMP CNDX AL15 RJS TOOBIG BUG OUT EARLY	
1076 01477 010 036767 ALIGN RPT	
1077 01500 030 010224 AFS R1 PASS B B ALIGN THE OPERAND FC	OR ADDING
1078 01501 326 163742 JMP CNDX CNTB RJS ALIGN IF NOT DONE LOOP	
1079 01502 150 042522 ADD2 LWF L1 PASS L S2 SET UP TO ADD THE HI	BITS
1080 01503 243 010207 ENV ADD B B ADD THE HIGH BITS	
1081 01504 010 044507 PASS L S3 PREPARE FOR ADDING T	HE LO BITS
1082 01505 003 006147 ADD A A ADD THE LO BITS	
	LO BITS
1083 01506 321 064442 JMP CNDX COUT RJS NOCARY TEST CARRY OUT FROM	
1084 01507 345 176507 IMM HIGH L %177	
1084 01507 345 176507 IMM HIGH L %177 1085 01510 247 110207 ENV INC B B BUMP B IF CARRY OUT	
1084 01507 345 176507 IMM HIGH L %177 1085 01510 247 110207 ENV INC B B BUMP B IF CARRY OUT 1086 01511 335 173002 NOCAPY JMP CNDX OVFL RJS PACK IF NO OVERFLOW GO PA	ACK IT UP
1084 01507 345 176507 IMM HIGH L %177 1085 01510 247 110207 ENV INC B B BUMP B IF CARRY OUT 1086 01511 335 173002 NOCAPY JMP CNDX OVFL RJS PACK IF NO OVERFLOW GO PA 1087 01512 334 064702 JMP CNDX FLAG RJS OFLOW IF SIGN POSITIVE HAN	ACK IT UP NDLE ODD CASE
1084 01507 345 176507 IMM HIGH L %177 1085 01510 247 110207 ENV INC B B BUMP B IF CARRY OUT 1086 01511 335 173002 NOCAPY JMP CNDX OVFL RJS PACK IF NO OVERFLOW GO PA 1087 01512 334 064702 JMP CNDX FLAG RJS OFLOW IF SIGN POSITIVE HAN 1088 01513 345 176507 IMM HIGH L %177 SET UP L FOR OVF TESS	ACK IT UP NDLE ODD CASE
1084 01507 345 176507 IMM HIGH L %177 1085 01510 247 110207 ENV INC B BUMP B IF CARRY OUT 1086 01511 335 173002 NOCAPY JMP CNDX OVFL RJS PACK IF NO OVERFLOW GO PA 1087 01512 334 064702 JMP CNDX FLAG RJS OFLOW IF SIGN POSITIVE HAN 1088 01513 345 176507 IMM HIGH L %177 SET UP L FOR OVF TES 1089 01514 014 110747 XOR B Set UP L FOR OVF TES	ACK IT UP NDLE ODD CASE ST
1084 01507 345 176507 IMM HIGH L %177 1085 01510 247 110207 ENV INC B B BUMP B IF CARRY OUT 1086 01511 335 173002 NOCAPY JMP CNDX OVFL RJS PACK IF NO OVERFLOW GO PA 1087 01512 334 064702 JMP CNDX FLAG RJS OFLOW IF SIGN POSITIVE HAN 1088 01513 345 176507 IMM HIGH L %177 SET UP L FOR OVF TESS	ACK IT UP NDLE ODD CASE ST
1084 01507 345 176507 IMM HIGH L %177 1085 01510 247 110207 ENV INC B B BUMP B IF CARRY OUT 1086 01511 335 173002 NOCAFY JMP CNDX OVFL RJS PACK IF NO OVERFLOW GO PA 1087 01512 334 064702 JMP CNDX FLAG RJS OFLOW IF SIGN POSITIVE HAN 1088 01513 345 176507 IMM HIGH L %177 SET UP L FOR OVF TES 1089 01514 014 110747 XOR B IF UNIQUE CASE GO PA 1090 01515 320 133002 JMP CNDX ONES PACK IF UNIQUE CASE GO PA	ACK IT UP NDLE ODD CASE ST ACK IT UP
1084 01507 345 176507 IMM HIGH L %177 1085 01510 247 110207 ENV INC B BUMP B IF CARRY OUT 1086 01511 335 173002 NOCAPY JMP CNDX OVFL RJS PACK IF NO OVERFLOW GO PA 1087 01512 334 064702 JMP CNDX FLAG RJS OFLOW IF SIGN POSITIVE HAN 1088 01513 345 176507 IMM HIGH L %177 SET UP L FOR OVF TES 1089 01514 014 110747 XOR B HIGH L %177 1090 01515 320 133002 JMP CNDX ONES PACK IF UNIQUE CASE GO PA 1091 * IMP CNDX ONES PACK IF UNIQUE CASE GO PA 1092 01516 150 010224 OFLOW LWF R1 PASS B FULL WORD SHIFT; USE 1093 u1517 150 006164 LWF R1 PASS A A	ACK IT UP NDLE ODD CASE ST ACK IT UP
1084 01507 345 176507 IMM HIGH L %177 1085 01510 247 110207 ENV INC B B BUMP B IF CARRY OUT 1086 01511 335 173002 NOCAFY JMP CNDX OVFL RJS PACK IF NO OVERFLOW GO PA 1087 01512 334 064702 JMP CNDX FLAG RJS OFLOW IF SIGN POSITIVE HAN 1088 01513 345 176507 IMM HIGH L %177 SET UP L FOR OVF TES 1089 01514 014 110747 XOR B IF UNIQUE CASE GO PA 1091 * JMP CNDX ONES PACK IF UNIQUE CASE GO PA 1092 01516 150 010224 OFLOW LWF R1 PASS B FULL WORD SHIFT; USE	ACK IT UP NDLE ODD CASE ST ACK IT UP

PAGE 0037 RTE MICRO-ASSEMBLER REV.A 760818 1097 F M P -- FLOATING POINT MULTIPLY 1058 ------- ----- ------1099 ON ENTRY--A, B = C1100 * P = POINTER TO ADDRESS OF D 1101 * 1102 ON EXIT--A, E = FESULT1103 * 1104 USES REGISTERS A, B, S1, S2, S3, S4, S5, S6 1105 230 036747 1106 01522 FMP READ 1107 01523 300 012447 JSE INDIRECT GO CLEAF INDIRECTS IF NECESSARY 1108 01524 300 071607 JSB UNPACK GO UNPACK THE NUMBERS 1109 1110 * FORM EXP(C) + EXP(D) + 1 IN S4; SAVE AS THE EXPONENT OF THE RESULT 1111 * 1112 01525 007 150507 INC L S 5 1113 01526 003 047147 ADD S4 S4 S4 = EXP(C) + EXP(D) + 11114 1115 MSB (D) * (LSB (C) /2) CALCULATE 1116 1117 01527 010 006164 El PASS A A = LSB(C)/2Α L = MSB(D)1118 01530 010 042507 PASS L S 2 MSB (D) * (LSB (C) /2) 1119 01531 300 077047 JSB MPYX 1120 01532 010 007207 PASS S5 S5 = LSE(TEMP)Α 1121 01533 010 044164 Rl PASS A S 3 A = LSB(D)/21122 01534 010 011107 PASS S3 S3 := MSB (TEMP) в 1123 1124 CALCULATE MSB(C) * (LSB(D) /2) 1125 1126 01535 010 052507 PASS L S6 L = MSB(C)1127 01536 300 077047 JSB MPYX MSB(C) * (LSB(D)/2)1128 1129 ADD RESULTS TO TEMP1 1130 010 006507 1131 01537 1132 01540 PASS L L = LSB(RESULT)Α 003 050747 **S**5 ADD 1133 U1541 321 066142 JMP CNDX COUT RJS *+2 TEST FOR CARRY OUT AND SKIP 1134 1135 01542 007 110207 INC B В ADD IN THE CARRY BIT 1136 01543 010 010507 L = MSB (RESULT)PASS L в 1137 01544 S3 = MSB (RESULT) 003 045107 ADD S3 S 3 1138 PAGE C038 RTE MICRO-ASSEMBLER REV.A 760818 1140 * CALCULATE MSB (C) *MSB (D) 1141 * 1142 01545 010 052507 PASS L S6 L = MSB(C)1143 01546 010 042147 PASS A S2 A = MSB(D)1144 01547 1145 01550 300 077047 JSB МРҮХ MSB (C) *MSB (D) 010 006164 FMPY7 Rl PASS A А A := LSB(RESULT)/2 1146 01551 010 044513 cov PASS L S 3 1147 01552 243 006162 ENV Ll ADD A := (LSB(RESULT)/2+TEMP1)*2Α А 1148 01553 327 173002 CNDX AL15 RJS PACK JMP FMPY8 1149 01554 335 126742 JMP CNDX OVFL 1150 01555 000 010207 DEC B BORROW FROM MSB'S в 1151 01556 320 073007 PACK GO PACK IT UP JMP 1152 007 110207 1153 01557 FMPY8 INC B CARRY TO MSB'S в 320 073007 1154 01560 JMP PACK GO PACK IT UP

PAGE	0039 R	TE MI	CRO-ASS	EMBLER RE	v.a.7	760818				
1156				*		FD۱			ING POINT I	DIVIDE
$\frac{1157}{1158}$				*			• •			
1150				*	ON F	ENTRY-	- A.B	= C		
1160				*	011 1				TER TO ADD	RESS OF D
1161				*						
1162				*	ON E	EXIT	А,В	= RE	SULT	
1163 1164				*	TICES	PECT		A B	s1,s2,s3,s	4.55.56
1165				*	0362	5 KEOI		А, В,	51,52,53,5	4,55,50
	01561	230	036747	FDV	REAL	0				
	01562	300	012447		JSB				INDIRECT	GO CLEAR INDIRECTS IF NECESSARY
	01563	300	071607	•	JSB				UNPACK	GO UNPACK THE NUMBERS
$1169 \\ 1170$				* GET	SET	TO FO	RM FT	RST O	UOTIENT OF	THE APPROXIMATION (Q0).
1171				*	001	10 10			00112001 01	
1172	01564	017	143253			cov	CMPS	S6	S 2	S6 := NOT (MSB (D))
	01565		135542		JMP		ONES		OVERFLOW	CHECK FOR DIVIDE BY ZERO!
	01566		127402		JMP	CNDX		a a	*+2	$C_{2} = NRC(NCR(D)) = OVE = CION$
	01567 01570		153054 046507			sov	INC DEC	S2 L	S6 S4	S2 := ABS(MSB(D)); OVF := SIGN L := EXP(D) - 1
	01571		151147				SUB	5 4	S5	S4 := EXP(C) - EXP(D); CNTR := 1'S
1178	01572		010224		ARS	Rl	PASS	в	В	PRESHIFT TO AVOID OVERFLOW
	01573		075707		JSB			_	DIVX	
	01574		007207				PASS	S5	A	S5 := Q0
	01575 01576		010747 170002		JMP	CNDX	PASS	RJS	в *+2	
	01577		010207		om	CRDA	DEC	B	в	FIRST LEFT SHIFT FOR NEXT
1184	01600		036147				ZERO	_		
	01601		075707		JSB				DIVX	
	01602		007247	DD T 1/7 1			PASS		A	$\mathbf{D} = \mathbf{f} (\mathbf{D} (\mathbf{D}) / \mathbf{A})$
	01603 01604		044224 010224	FDIV71		Rl Rl	PASS PASS		S3 B	B := LSB(D)/4
	01605		036147				ZERO		Ð	
	01606		075707		JSB				DIVX	
	01607		106147				CMPS		A	
1192	01610	007	106147	*			INC	А	A	
	01611	010	050507				PASS	L	S 5	L := Q0; COUNTER := ALL ONES
	01612		077047		JSB				MPYX	- · · · · · · · · · · · · · · · · · · ·
1196				*						
PAGE	0040 R	TE MI	ICRO-ASS	EMBLER RE	V.A 7	760818				
	01613		011047	FDIV81	••••		PASS	S 2	В	S2 := MSB(-Q0*Q2)
	01614		036207				ZERO	в		B := 0
	01615		052747			0	PASS	D 7 <i>C</i>	S6	IF Q1
	01616 01617		171002 136207		JMP	CNDX	AL15 ONE		*+2	NEGATIVE, B := ONES
1203	01620		042747				PASS	2	S 2	IF (-Q0*Q2)
	01621	-	171142		JMP	CNDX	AL15		*+2	NEGATIVE,
	01622 01623		010207			L1	DEC DBLS	B s2	B S 2	B := B + (ALL ONES) REORIENT FRODUCT (*4)
	01623		143062 042507			51	PASS		S 2	
	01625	003	052147				ADD	Ā	S 6	ADD TO Q1
	01626		071402		JMP	CNDX	COUT		*+2	IF THERE WAS A CARRY OUT,
	01627	007	110207				INC	в	E	ADD IT TO THE HIGH BITS.
1211	01630	070	010222	-	LGS	Ll	PASS	в	E	
	01631		050507		100	21	PASS		S 5	
1214	01632	003	010207				ADD		В	ADD Q0 TO MSB
1215	01633	320	073007		JMP				PACK	GC PACK IT UP

	0041 R	TE MI	CRO-ASS	EMBLER REV	/.A 7	60818				
$1217 \\ 1218$				* 1111	NCV	THE NU	MDEDO		B := MSB	(C) $S2 := NSB(D)$
1219				*	ACK	THE NU	PDLK		A := LSB	
1220				*					S5 := EXP	
1221				*						
	01634	010	001047	UNPACK			PASS	S 2	TAB	S2 := MSB(D)
1223				*				~ ~		
	01635		133107				INC	S3	M	S3 := ADDRESS OF LSE(D) + EXP(D)
	01636		044647		READ		PASS HIGH		S3 %0	READ THE WORD L := 0 000 000 011 111 111
	01637 01640		000507 007247		IMM		PASS		A	S6 := MSE(C)
	01641		001107				PASS		TAB	S3 := LSB(D) + EXP(D)
	01642		045153			COV		S4	S 3	S4 := EXP(D)
1230	01643	014	045107				SANL	S 3	S3	S3 := LSB(D)
	01644		010147				SANL		В	A := LSB(C)
	01645		011224		7.00	R1	AND	S5	B	S5 := UNPACKED EXP(C)
	01646 01647		172442		JMP	CNDX		RJS	*+3 %200	TEST EXP SIGN AND SKIP IF + L := %177600
	01650		000507 051207		IMM		LOW ADD	L S5	\$200 \$5	S5 := S5 + \$177600
	01651		052207				PASS		S6	B := MSE(C)
	01652		047164			R1	PASS		S 4	UNPACK EXP (D)
	01653		141142		RTN	CNDX		RJS	-	TEST EXP SIGN AND EXIT IF +
1239	01654	342	000507		IMM		LOW	L	\$200	L := %177600
1240	01655		047140			RTN	ADD	S4	S 4	S4 := S4 + %177600
1241				*						
PAGE	0042 R	TE MI	CRO-ASS	EMBLER RE	V.A 7	60818				
1243						NUMBI	ER			
1244				*						
1245				*	IT	IS AS	SUMED	THAT	THE MANTI	SSA IS UNNORMALIZED AND
1246				*	CON	TAINEI	D IN 7	THE A	CCUMULATOR	S AND THE EXPONENT IN S4
1247				*						
1248	01656			*				_	a 2	
1248 1249	01656		042207				PASS		S2	ENTER HERE IF SWAMP CHECK IN FAD
1248 1249 1250	01657	010	044147	* TOOBIG		cov	PASS	Α	S3	ENTER HERE IF SWAMP CHECK IN FAD LOAD THE ACC WITH THE LARGER NUM
1248 1249 1250 1251	01657 01660	010 010	044147 006513	*		cov		Α		
1248 1249 1250 1251 1252	01657	010 010 010	044147	* TOOBIG	JMP	COV CNDX	PASS PASS IOR	Α	S3 A	LOAD THE ACC WITH THE LARGER NUM
1248 1249 1250 1251 1252 1253	01657 01660 01661	010 010 010 320 343	044147 006513 110747 035642 176547	* TOOBIG	JMP IMM		PASS PASS IOR ALZ LOW	A L CNTR	S3 A B	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING
1248 1249 1250 1251 1252 1253 1254 1255	01657 01660 01661 01662 01663 01664	010 010 320 343 001	044147 006513 110747 035642 176547 110507	* TOOBIG			PASS PASS IOR ALZ LOW DBLS	A L CNTR	S3 A B RETNFP2 %377 B	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT
1248 1249 1250 1251 1252 1253 1254 1255 1256	01657 01660 01661 01662 01663 01664 01665	010 010 320 343 001 014	044147 006513 110747 035642 176547 110507 110747	* TOOBIG PACK	IMM	CNDX	PASS PASS IOR ALZ LOW DBLS XOR	A L CNTR	S3 A B RETNFP2 %377 B B	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257	01657 01660 01661 01662 01663 01664 01665 01666	010 010 320 343 001 014 327	044147 006513 110747 035642 176547 110507 110747 133502	* TOOBIG PACK		CNDX	PASS PASS IOR ALZ LOW DBLS	A L CNTR	S3 A B RETNFP2 %377 B	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258	01657 01660 01661 01662 01663 01664 01665 01666 01667	010 010 320 343 001 014 327 010	044147 006513 110747 035642 176547 110507 110747 133502 036767	* TOOBIG PACK	I MM J MP	CNDX CNDX RPT	PASS PASS IOR ALZ LOW DBLS XOR AL15	A L CNTR	S3 A B RETNFP2 %377 B B	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259	01657 01660 01661 01662 01663 01664 01665 01666	010 010 320 343 001 014 327 010 106	044147 006513 110747 035642 176547 110507 110747 133502	* TOOBIG PACK	IMM	CNDX	PASS PASS IOR ALZ LOW DBLS XOR	A L CNTR	S3 A B RETNFP2 %377 B B	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670	010 010 320 343 001 014 327 010 106 320	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762	* TOOBIG PACK	IMM JMP NRM	CNDX CNDX RPT	PASS PASS IOR ALZ LOW DBLS XOR AL15	A L CNTR	S3 A B RETNFP2 %377 B ADJEXP	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673	010 010 320 343 001 014 327 010 106 320 007 003	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147	* TOOBIG PACK NORMLIZ	IMM JMP NRM	CNDX CNDX RPT	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD	A L CNTR L L S4	S3 A B RETNFP2 %377 B B ADJEXP NORMLIZ CNTR S4	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674	010 010 320 343 001 327 010 106 320 007 003 351	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507	* TOOBIG PACK NORMLIZ	IMM JMP NRM	CNDX CNDX RPT	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD CMLO	A L CNTR L L S4	S3 A B RETNFP2 %377 B B ADJEXP NORMLIZ CNTR S4 %177	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED)
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674 01675	010 010 320 343 001 014 327 010 106 320 007 003 351 010	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507 010747	* TOOBIG PACK NORMLIZ	IMM JMP NRM JMP IMM	CNDX CNDX RPT L1	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD CMLO PASS	A L CNTR L L S4 L	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674 01675 01675	010 010 320 343 001 014 327 010 106 320 007 003 351 010 327	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507 010747 174002	* TOOBIG PACK NORMLIZ	IMM JMP NRM JMP	CNDX CNDX RPT L1	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD CMLO PASS AL15	A L CNTR L S4 L RJS	S3 A B RETNFP2 %377 B B ADJEXP NORMLIZ CNTR S4 %177	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1265 1266	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674 01675 01675 01676	010 010 320 343 001 014 327 010 106 320 007 003 351 010 327 003	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507 010747 174002 036507	* TOOBIG PACK NORMLIZ	IMM JMP NRM JMP IMM	CNDX CNDX RPT L1 CNDX	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD CMLO PASS AL15 ADD	A L CNTR L S4 L RJS L	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B *+2	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH)
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1266 1267	01657 01660 01661 01662 01663 01664 01665 01666 01667 01671 01672 01673 01674 01675 01676 01677 01700	010 010 320 343 0014 327 010 106 320 007 003 351 010 327 003 003	044147 006513 110747 035642 176547 110507 110747 133502 036762 073207 126507 047147 176507 010747 174002 036507 006153	* TOOBIG PACK NORMLIZ	IMM JMP NRM JMP IMM JMP	CNDX CNDX RPT L1 CNDX COV	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD CMLO PASS AL15 ADD ADD	A L CNTR L S4 L RJS L A	S3 A B RETNFP2 \$377 B ADJEXP NORMLIZ CNTR S4 \$177 B *+2 A	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH) ADD 200 (OR 177 IF +) TO LSB'S
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1266 1267	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674 01675 01675 01676	010 010 320 343 0014 327 010 106 320 007 003 351 010 327 003 003	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507 010747 174002 036507	* TOOBIG PACK NORMLIZ	IMM JMP NRM JMP IMM JMP JMP	CNDX CNDX RPT L1 CNDX CNDX COV CNDX	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD CMLO PASS ALD COUT	A L CNTR L S4 L RJS L A RJS	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B *+2 A ADSBXPNT	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH)
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674 01675 01676 01677 01700 01701	010 010 320 014 327 010 106 320 007 003 351 010 327 003 321	044147 006513 110747 035642 176547 110507 110747 133502 036762 073207 126507 047147 176507 010747 174002 036507 006153	* TOOBIG PACK NORMLIZ ADJEXP ROUND	IMM JMP NRM JMP IMM JMP JMP	CNDX CNDX RPT L1 CNDX CNDX COV CNDX	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD CMLO PASS ALD COUT	A L CNTR L S4 L RJS L A RJS RJS THE L	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B *+2 A ADSBXPNT	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH) ADD 200 (OR 177 IF +) TO LSB'S -ANY CARRY OUT FROM LSB'S?
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1266 1267 1268 1269 1271	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674 01675 01676 01677 01700 01701	010 010 320 343 001 014 327 0106 320 007 003 351 003 321 247 335	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507 010747 174002 036507 006153 074602 110207 174342	* TOOBIG PACK NORMLIZ ADJEXP ROUND	IMM JMP NRM JMP IMM JMP JMP	CNDX CNDX RPT L1 CNDX CNDX CNDX BIT 1 CNDX	PASS PASS IOR ALZ LOW DBLS XOR ALI5 ZERO INC ADD CMLS ADD COUT 5 OF INC OVFL	A L CNTR L S4 L RJS L A RJS THE B RJS	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B *+2 A ADSBXPNT ATCH MUST B ADSBNOOV	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH) ADD 200 (OR 177 IF +) TO LSB'S -ANY CARRY OUT FROM LSB'S? (11) BE ZERO AT THIS POINT. ADD CARRY TO MSB'S, CHECK FOR OVERFLOW
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674 01675 01675 01677 01700 01701	010 010 320 343 001 014 327 010 106 320 007 003 351 010 003 321 247 335 010	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507 010747 174002 036507 006153 074602 110207 174342 010224	* TOOBIG PACK NORMLIZ ADJEXP ROUND	IMM JMP NRM JMP IMM JMP JMP ENV	CNDX CNDX RPT L1 CNDX CNDX CNDX BIT 1 CNDX R1	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD CMLO PASS ADD ADD COUT INC ADD COUT SINC ADD COUT SINC ADD COUT SINC ADD COUT SINC ADD COUT SINC ADD SINC SINC SINC SINC SINC SINC SINC SINC	A L CNTR L S4 L RJS L A RJS I HE L B B RJS B S	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B *+2 A ADSBXPNT ATCH MUST B ADSBNOOV B	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH) ADD 200 (OR 177 IF +) TO LSB'S -ANY CARRY OUT FROM LSB'S? (11) BE ZERO AT THIS POINT. ADD CARRY TO MSB'S, CHECK FOR OVERFLOW B := 0100
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1273	01657 01660 01661 01662 01663 01664 01665 01667 01670 01671 01672 01673 01674 01675 01676 01677 01700 01701 01702 01703 01704 01705	010 010 320 343 001 014 320 007 003 351 010 327 003 321 247 335 010 007	044147 006513 110747 035642 176547 110507 110507 133502 036767 036762 073207 126507 047147 176507 010747 176507 010747 174002 036507 010747 174002 036507 010747 174002 036507 010747 17402 036507 010747 174342 010224 147153	* TOOBIG PACK NORMLIZ ADJEXP ROUND	IMM JMP NRM JMP IMM JMP ENV JMP	CNDX CNDX RPT L1 CNDX CNDX CNDX BIT 1 CNDX	PASS PASS IOR ALZ LOW DBLS XOR ALI5 ZERO INC ADD CMLS ADD COUT 5 OF INC OVFL	A L CNTR L S4 L RJS L A RJS I HE L B B RJS B S	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B *+2 A ADSBXPNT ATCH MUST B ADSBNOOV B S4	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH) ADD 200 (OR 177 IF +) TO LSB'S -ANY CARRY OUT FROM LSB'S? (11) BE ZERO AT THIS POINT. ADD CARRY TO MSB'S, CHECK FOR OVERFLOW
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1273 1274	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01672 01674 01675 01676 01677 01700 01701 01702 01703 01704 01705 01706	010 010 320 343 001 014 327 0106 320 007 003 003 321 247 335 010 007 320	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507 010747 176507 010747 174002 036507 010747 174002 036507 010747 174002 010224 110207 174342 010224 147153 074607	* TOOBIG PACK NORMLIZ ADJEXP ROUND *- NOTE	IMM JMP NRM JMP IMM JMP JMP ENV	CNDX CNDX RPT L1 CNDX CNDX CNDX BIT 1 CNDX R1	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC CMLO PASS ADD ADD COUT 5 OF INC OVFL PASS INC	A L CNTR L S4 L RJS L RJS L A RJS THE L B RJS B S4	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B *+2 A ADSBXPNT ATCH MUST B ADSBNOOV B S4 ADSBXPNT	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH) ADD 200 (OR 177 IF +) TO LSB'S -ANY CARRY OUT FROM LSB'S? (11) BE ZERO AT THIS POINT. ADD CARRY TO MSB'S, CHECK FOR OVERFLOW B := 0100
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674 01675 01676 01677 01700 01701 01702 01703 01704 01705 01706 01707	010 010 320 343 001 014 327 0106 320 007 003 321 010 327 003 003 321 247 335 010 007 320 007	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507 010747 174002 036507 010747 174002 036507 010747 174002 010204 110207 174342 010224 147153 074607 110507	* TOOBIG PACK NORMLIZ ADJEXP ROUND	IMM JMP NRM JMP IMM JMP ENV JMP	CNDX CNDX RPT L1 CNDX CNDX CNDX BIT 1 CNDX R1	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC CML0 CML0 CML0 CML0 CML0 CML0 CML0 CML	A L CNTR L S4 L RJS L RJS L A RJS THE L B RJS B S4	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B *+2 A ADSBXPNT ADSBXPNT B S4 ADSBXPNT B	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH) ADD 200 (OR 177 IF +) TO LSB'S -ANY CARRY OUT FROM LSB'S? (11) BE ZERO AT THIS POINT. ADD CARRY TO MSB'S, CHECK FOR OVERFLOW B := 0100
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1266 1267 1268 1266 1267 1271 1272 1273 1274	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674 01675 01676 01677 01700 01701 01702 01703 01704 01705 01706 01707 01710	010 010 320 343 001 014 327 0106 320 007 003 351 003 321 247 335 010 003 321 247 335 010 003 001 0014	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507 010747 174002 036507 010247 174342 010224 110207 174342 010224 147153 074607 110507 110507	* TOOBIG PACK NORMLIZ ADJEXP ROUND *- NOTE	IMM JMP NRM JMP IMM JMP ENV JMP JMP	CNDX CNDX RPT L1 CNDX COV CNDX BIT 1 CNDX R1 COV	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD CMLO CMLO CMLO CMLO CMLO CMLO CMLO DASS ADD COVFL PASS INC DBLS XOR	A L CNTR L S4 L RJS L RJS L A RJS THE L B RJS B S4	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B *+2 A ADSBXPNT ATCH MUST B ADSBNOOV B S4 ADSBXPNT B B B	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH) ADD 200 (OR 177 IF +) TO LSB'S -ANY CARRY OUT FROM LSB'S? (11) BE ZERO AT THIS POINT. ADD CARRY TO MSB'S, CHECK FOR OVERFLOW B := 0100 EXP := EXP + 1
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674 01675 01676 01677 01700 01701 01702 01703 01704 01705 01706 01707 01710 01711	010 010 320 343 001 014 327 0106 320 007 003 351 003 351 003 321 247 335 010 007 320 007 320 007 321	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507 010747 174002 036507 006153 074602 110207 174342 010224 147153 074607 110507 110747 134602	* TOOBIG PACK NORMLIZ ADJEXP ROUND *- NOTE	IMM JMP NRM JMP IMM JMP ENV JMP JMP JMP	CNDX CNDX RPT L1 CNDX CNDX CNDX R1 COV CNDX R1 COV CNDX	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD CMLS ADD COUT 5 OF INC OVFL PASS INC DBLS XOR AL15	A L CNTR L S4 L RJS L A RJS THE B RJS B S4 L	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B *+2 A ADSBXPNT ADSBXPNT B S4 ADSBXPNT B	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH) ADD 200 (OR 177 IF +) TO LSB'S -ANY CARRY OUT FROM LSB'S? (11) BE ZERO AT THIS POINT. ADD CARRY TO MSB'S, CHECK FOR OVERFLOW B := 0100 EXP := EXP + 1 CHECK FOR B=11
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276	01657 01660 01661 01662 01663 01664 01665 01666 01667 01670 01671 01672 01673 01674 01675 01676 01677 01700 01701 01702 01703 01704 01705 01706 01707 01710	010 010 343 001 014 320 007 003 351 010 327 003 321 247 335 007 320 007 320 007 320 007 320 007	044147 006513 110747 035642 176547 110507 110747 133502 036767 036762 073207 126507 047147 176507 010747 174002 036507 010247 174342 010224 110207 174342 010224 147153 074607 110507 110507	* TOOBIG PACK NORMLIZ ADJEXP ROUND *- NOTE	IMM JMP NRM JMP IMM JMP ENV JMP JMP	CNDX CNDX RPT L1 CNDX COV CNDX BIT 1 CNDX R1 COV	PASS PASS IOR ALZ LOW DBLS XOR AL15 ZERO INC ADD CMLO CMLO CMLO CMLO CMLO CMLO CMLO DASS ADD COVFL PASS INC DBLS XOR	A L CNTR L S4 L S4 L A RJS L A RJS THE L B S4 L B S4 L B	S3 A B RETNFP2 %377 B ADJEXP NORMLIZ CNTR S4 %177 B *+2 A ADSBXPNT B ADSBXPNT B ADSBXPNT B B ADSBXPNT B B ADSBXPNT	LOAD THE ACC WITH THE LARGER NUM A/B = 0? -RETURN IF SO INIT CNTR FOR 1'S COMP COUNTING L := LEFT SHIFT B BY ONE BIT SET UP FOR NORMALIZED TEST IF NORMALIZED THEN GO AJUST EXP NORMALIZE A 32 BIT OPERAND GO LOOP L := -(NUMBER OF SHIFTS REQUIRED) S4 := CORRECTED EXPONENT L := +200 CHECK SIGN OF BADJUST ROUND-OFF TO 177 (DECREMENT LATCH) ADD 200 (OR 177 IF +) TO LSB'S -ANY CARRY OUT FROM LSB'S? (11) BE ZERO AT THIS POINT. ADD CARRY TO MSB'S, CHECK FOR OVERFLOW B := 0100 EXP := EXP + 1

PA	GE	0043	RTE MI	CRO-ASS	EMBLER REV	.A 76	0818				
		01714		000514	ADSEXPNT			LOW	L	\$200	GET OVF SET FOR ERROR; L := -200
12	82	01715		146747				SUB		S4	TEST (EXP + 200) -IF NEGATIVE, UNDERFLOW
		01716		135402		JMP	CNDX	ADD		UNDERFLO S4	TEST (EXP $-$ 200)
		01717 01720		046747 175542		JMP	CNDX	AL15	RJS	OVERFLOW	-IF POSITIVE, OVERFLOW
		01721		046762		LWF	Ll	PASS		S4	FLAG := EXPONENT SIGN
12	87	01722	154	047162		LWF	Ll	SANL	S4	S 4	
		01723		000507		IMM		LOW	L	0	L := \$177400
		01724		006507				AND	L	A P	L := LSB'S START NEXT INSTRUCTION FETCH
		01725 01726		174707 010153		READ	cov	INC PASS	PNM	B	A := MSB'S
		01727		146200			RTN	IOR	B	5 4	B := LSB'S OR EXPONENT
12		• • • • • •	•=•		*				_		
		01730		036207	UNDERFLO			ZERO			UNDERFLOW; A,B:=0; OVF := 1
		01731		036147	RZERO			ZERO			
	96 97	01732	227	174700	•	READ	RTN	INC	PNM	P	START READ AND EXIT
		01733	343	174214	OVERFLOW	тмм	sov	LOW	В	8376	OVERFLOW; A,B := MOST + NUMBER
		01734		136164	OVER32K	1	Rl	ONE	Ā		· ·
		01735		174700	RETNFP2	READ	RTN	INC	PNM	P	START READ; EXIT
DA	CF	0044			SEMBLER RE		60919				
-	02	0044	RIL P.	ICKO-A55					DE 117	LITTES FO	R FLOATING POINT USE ONLY
	03				*			01.1			
	04				*						
	05				DIVX	EQU	-			*	
		01736		010762		LWF	Ll	PASS	DIC	B	B < 0? FLAG := SIGN
		01737		176242 110207		JMP	CNDX	AL15 CMPS		READY B	DOUBLE-WORD NEGATE
		01741		106147				CMPS		A	DOODDE WORD REGRID
		01742		106147				INC	A	A	
		01743		076242		JMP	CNDX	COUT	RJS	READY	
		01744		110207				INC	в	B	ADD IN THE CARRY
		01745		042527 110222	READY	DIV	RPT Ll	PASS SUB	L B	S2 B	GET THE DIVISOR DO THE DIVIDE STEP 16 TIMES.
	15	01/40	124	110222	*	DIV	пт	308	Ъ	L	bo the bivibe bibl to timest
		01747	010	010224			Rl	PASS	В	в	-FORM POSITIVE REMAINDER
		01750		076542		JMP	CNDX	FLAG		*+3	
		01751		110207				CMPS		В	NDD ONE
		01752		110207		THE	CNDV	INC	В	B	ADD ONE
		01753		136742 076742		JMP RTN		OVFL FLAG	D.1C	DIVXFTST	
		01755		106147	COMPLENT	N1N	CHUN	CMPS		A	
		01756		106140			RTN	INC	A	A	
		01757		076642	DIVXFTST		CNDX	FLAG	RJS	COMPLEMT	
		01760	370	036747	*	RTN					
	26	01761	010	007007	MPYX			PASS	61	A	
		01762		036227	PIFIX		RPT	ZERO			
		01763		010224		MPY	Rl	ADD		в	
13	30	01764	010	040747				PASS		S 1	
		01765		137402		J SB		AL15		SUBB	
		01766		177402		RTN	CNDX	L15			
		01767		040507 110207	CURP	DTN		PASS		Sl B	
	335	01//0	504	110207	SUBB	RTN		SUB	в	Б	
	36					ORG				%1777	
13	337	01777	320	073007		JMP				PACK	EXTERNAL ENTRY FOR PACK

PAGE 0045 RTE MICRO-ASSEMBLER REV.A 760818

1339	043 K	16 6	ICRO-ASSEMBLE	ORG		2000B	
1340 1341			*			10002	
1341			*	ROM	JUMP TABLE		
1343			*				
1344 1345	02000 02001		000073 000073	DEF DEF		SRG	0
1346			000073	DEF		S RG S RG	1 2
1347			000073	DEF		SRG	3
1348 1349	02004 02005		000053 000063	DEF DEF		ASGNO* ASGCL*	4 5
	02005		000067	DEF		ASGCL* ASGCM*	5
	02007		000057	DEF		ASGCC*	7
	02010 02011		000073 000073	DEF DEF		S RG S RG	10 11
1354	02012	000	000073	DEF		SRG	12
	02013 02014		000073 000053	DEF		SRG	13
	02014		000063	DEF DEF		ASGNO* ASGCL*	14 15
1358	02016	000	000067	DEF		ASGCM*	16
	02017 02020		000057 000015	DEF		ASGCC*	17
	02020		000015	DEF DEF		AND AND	20 21
	02022		000015	DEF		AND	22
	02023		000015 000015	DEF DEF		AND	23 24
	02025		000015	DEF		AND AND	24
	02026		000015	DEF		AND	26
	02027 02030		000015 000043	DEF DEF		AND JSB	27 30
	02031		000043	DEF		JSB	31
	02032		000043	DEF		J SB	32
	02033 02034		000043 000043	DEF DEF		JSB JSB	33 34
1373	02035	000	000043	DEF		J SB	35
1374 1375	02036		000043	DEF		JSB	36
			000043 ICRO-ASSEMBLE	DEF	760010	J SB	37
1377	02040		000051	DEF	/60818	XOR	40
1378	02041 02042	000	000051	DEF		XOR	41
	02042		000051 000051	DEF DEF		XOR XOR	42 43
1381	02044	000	000051	DEF		XOR	43
	02045 02046		000051 000051	DEF		XOR	45
	02040	000		DEF DEF		XOR XOR	46 47
	02050		000040	DEF		JMP	50
1386 1387	02051 02052		000040 000040	DEF DEF		JMP JMP	51 52
1388	02053	000	000040	DEF		JMP	53
	02054 02055		000040 000040	DEF		JMP	54
	02055		000040	DEF DEF		JM2 JM2	55 56
1392	02057		000040	DEF		JMP	57
	02060 02061		000026 000026	DEF DEF		IOR IOR	60 61
	02062		000026	DEF		IOR	62
	02063		000026	DEF		IOR	63
	02064 02065		000026 000026	DEF DEF		IOR IOR	64 65
1399	02066	000	000026	DEF		IOR	66
	02067 02070		000026 000030	DEF		IOR	67
1402	02071		000030	DEF DEF		ISZ ISZ	70 71
	02072		000030	DEF		ISZ	72
	02073 02074		000030 000030	DEF DEF		ISZ ISZ	73
1406	02075	000	000030	DEF		ISZ	74. 75
	02076 02077		000030	DEF		ISZ	76
	02100		000030 000017	DEF DEF		ISZ Ad*	77 100
1410	02101	000	000017	DEF		AD *	101
1411	02102 02103		000017 000017	DEF		AD*	102
1413	02104		000017	DEF DEF		AD* AD*	103 104
	02105	000	000017	DEP		AD*	105
	02106 02107		000017 000017	DEF Def		AD* AD*	106 107

PAGE 0047 F	TF MICRO-ASS	EMBLER REV.A 760818		
1418 02110	000 000017	DEF	AD*	110
1419 02111	000 000017	DEF	AD*	111
1420 02112	000 000017	DEF	AD*	112
1421 02113	000 000017	DEF	AD*	113
1422 02114 1423 02115	000 000017 000 000017	DEF DEF	AD* AD*	114 115
1424 02116	000 000017	DEF	AD*	116
1425 02117	000 000017	DEF	AD*	117
1426 02120	000 000021	DEF	CP*	120
1427 02121	000 000021	DEF	CP*	121
1428 02122 1429 02123	000 000021 000 000021	DEF D EF	CP* CP*	122 123
1430 02124	000 000021	DEF	CP*	123
1431 02125	000 000021	DEF	CP*	125
1432 02126	000 000021	DEF	CP*	126
1433 02127	000 000021	DEF	CP*	127
1434 02130	000 000021	DEF	CP*	130
1435 02131 1436 02132	000 000021 000 000021	DEF DEF	CP* CP*	131 132
1437 02132	000 000021	DEF	CP*	132
1438 02134	000 000021	DEF	CP*	134
1439 02135	000 000021	DEF	CP*	135
1440 02136	000 000021	DEF	CP*	136
1441 02137	000 000021	DEF	CP*	137
1442 02140 1443 02141	000 000047 000 000047	DEF DEF	LD* LD*	140 141
1444 02142	000 000047	DEF	LD*	142
1445 02143	000 000047	DEF	LD*	143
1446 02144	000 000047	DEF	LD*	144
1447 02145	000 000047	DEF	LD*	145
1448 02146	000 000047	DEF	LD*	146
1449 02147 1450 02150	000 000047 000 000047	DEF	LD*	147 150
1451 02151	000 000047	DEF DEF	LD* LD*	150
1452 02152	000 000047	DEF	LD*	152
1453 02153	000 000047	DEF	LD*	153
1454 02154	000 000047	DEF	LD*	154
1455 02155	000 000047	DEF	LD*	155
1456 02156	000 000047	DEF	LD*	156
1467 00167				
1457 02157	000 000047	DEF	LD*	157
PAGE 0048 F	TE MICRO-ASS	DEF EMBLER REV.A 760818	LD*	157
PAGE 0048 F 1459 02160	TE MICRO-ASS 000 000135	EMBLER REV.A 760818 DEF	ST*	160
PAGE 0048 F 1459 02160 1460 02161	TE MICRO-ASS 000 000135 000 000135	EMBLER REV.A 760818 DEF DEF	ST* ST*	160 161
PAGE 0048 F 1459 02160 1460 02161 1461 02162	TE MICRO-ASS 000 000135 000 000135 000 000135	EMBLER REV.A 760818 DEF DEF DEF	ST* ST* ST*	160 161 162
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164	TE MICRO-ASS 000 000135 000 000135	EMBLER REV.A 760818 DEF DEF	ST* ST*	160 161
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165	TE MICRO-ASS 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF	ST* ST* ST* ST*	160 161 162 163
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166	TE MICRO-ASS 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167	RTE MICRO-ASS 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170	RTE MICRO-ASS 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167	RTE MICRO-ASS 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173	RTE MICRO-ASS 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02173 1471 02174	RTE MICRO-ASS 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1466 02170 1468 02171 1469 02172 1470 02174 1472 02175	RTE MICRO-ASS 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174	RTE MICRO-ASS 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1466 02170 1468 02171 1469 02172 1470 02174 1472 02175	TE MICRO-ASS 000 000135 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1471 02174 1472 02175 1473 02176 1474 02177 1475 02200	RTE MICRO-ASS 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02175 1473 02176 1474 02177 1475 02200 1477 02202	RTE MICRO-ASS 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSF,FRR
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02175 1473 02176 1474 02177 1475 02200 1476 02201 1477 02202 1478 02203	RTE MICRO-ASS 000 000135	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,NPY 201 202 ASR,LSF,FFR 203
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02172 1470 02173 1471 02174 1472 02173 1471 02174 1475 02200 1476 02201 1477 02202 1479 02204	RTE MICRO-ASS 000 000135 000 000127 000 000107 000 000107	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSF,FFR 203 204 HLT,STF,SFC,SF5
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1468 02171 1469 02172 1470 02173 1471 02174 1472 02175 1473 02176 1475 02200 1476 02201 1477 02202 1479 02204 1480 02205	RTE MICRO-ASS 000 000135 000 000153 000 000107 000 000077 000 000077	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,NPY 201 202 ASR,LSF,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02172 1470 02173 1471 02174 1472 02173 1471 02174 1475 02200 1476 02201 1477 02202 1479 02204	RTE MICRO-ASS 000 000135 000 000127 000 000107 000 000107	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,NPY 201 202 ASR,LSR,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02175 1473 02176 1474 02177 1475 02200 1476 02201 1477 02202 1478 02203 1479 02204 1480 02205 1481 02206 1483 02210	RTE MICRO-ASS 000 000135 000 000017	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,NPY 201 202 ASR,LSF,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02173 1471 02174 1475 02200 1476 02201 1477 02202 1478 02203 1479 02204 1480 02205 1481 02206 1482 02201 1484 02210 1484 02211	RTE MICRO-ASS 000 000135 000 000177 000 000077 000 000077 000 000077 000 000077	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSF,FFR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02175 1473 02176 1474 02177 1475 02200 1476 02201 1477 02202 1478 02203 1479 02204 1480 02205 1481 02206 1482 02207 1483 02210 1485 02212	RTE MICRO-ASS 000 000135 000 000177 000 0000077 000 0000077 000 0000077 000 000120 000 000130 000 000130	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,NPY 201 202 ASR,LSF,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02175 1473 02176 1474 02201 1475 02200 1476 02201 1477 02202 1478 02203 1479 02204 1480 02205 1481 02206 1482 02207 1483 02210 1484 02211 1485 02212 1486 02213	RTE MICRO-ASS 000 000135 000 0000177 000 0000077 000 0000077 000 000120 000 000120 000 000103	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,NPY 201 202 ASR,LSF,FFR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02175 1473 02176 1474 02177 1475 02200 1476 02201 1477 02202 1478 02203 1479 02204 1480 02205 1481 02206 1482 02207 1483 02210 1485 02212	RTE MICRO-ASS 000 000135 000 000017 000 0000077 000 000120 000 000103 000 000107 000 000107	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSR,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02173 1471 02174 1475 02200 1476 02201 1477 02202 1478 02203 1479 02204 1480 02205 1481 02206 1482 02217 1485 02212 1486 02213 1486 02213 1487 02214 1488 02215 1488 02215 1489 02216	RTE MICRO-ASS 000 000135 000 0000177 000 000077 000 000077 000 000120 000 000120 000 000103	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSF,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02175 1473 02176 1477 02202 1476 02201 1477 02202 1478 02203 1479 02204 1480 02205 1481 02205 1481 02205 1481 02205 1481 02205 1485 02212 1486 02213 1487 02214 1488 02215 1489 02216 1490 02217	RTE MICRO-ASS 000 000135 000 000077 000 0000077 000 000107 000 000107 000 000077 000 000077	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSR,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1465 02166 1465 02166 1465 02167 1467 02170 1468 02171 1469 02172 1471 02174 1472 02175 1473 02176 1474 02173 1477 02202 1476 02201 1477 02202 1478 02203 1479 02204 1480 02205 1481 02206 1482 02217 1485 02212 1486 02213 1487 02214 1488 02215 1488 02215 1489 02216 1491 02220	RTE MICRO-ASS 000 000135 000 000077 000 0000077 000 0000077 000 0000077 000 0000077 000 0000077 <td>EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>ST* ST* ST* ST* ST* ST* ST* ST*</td> <td>160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,NPY 201 202 ASR,LSF,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC 216 HLT,CLF 217 MIB,LIB,OTB,CLC 220</td>	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,NPY 201 202 ASR,LSF,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC 216 HLT,CLF 217 MIB,LIB,OTB,CLC 220
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02173 1471 02174 1472 02175 1473 02176 1474 02207 1475 02200 1476 02201 1477 02202 1478 02203 1479 02204 1481 02205 1481 02205 1481 02205 1481 02206 1482 02211 1485 02212 1486 02213 1487 02214 1488 02215 1488 02215 1489 02216 1490 02217 1491 02220 1492 02221	RTE MICRO-ASS 000 000135 000 000017 000 000077 000 000103 000 000103 000 000107 000 000107 000 0000077 000 000077	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSR,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC 216 HLT,CLF 217 MIB,LIB,OTB,CLC 220 221
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02172 1470 02173 1471 02174 1472 02173 1471 02174 1472 02175 1473 02176 1474 02177 1475 02200 1476 02201 1477 02202 1478 02203 1479 02204 1480 02205 1481 02206 1482 02210 1485 02212 1486 02213 1487 02214 1488 02215 1489 02216 1490 02217 1491 02220 1493 02222	RTE MICRO-ASS 000 000135 000 0000177 000 0000077 000 0000077 000 0000077 000 0000077 000 0000077 <td>EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*</td> <td>160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSR,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC 220 221 222</td>	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSR,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC 220 221 222
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02173 1471 02174 1472 02175 1473 02176 1474 02207 1475 02200 1476 02201 1477 02202 1478 02203 1479 02204 1481 02205 1481 02205 1481 02205 1481 02206 1482 02211 1485 02212 1486 02213 1487 02214 1488 02215 1488 02215 1489 02216 1490 02217 1491 02220 1492 02221	RTE MICRO-ASS 000 000135 000 0001077 000 0000077 000 0000077 000 0000077 000 0000077 <td>EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*</td> <td>160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,NPY 201 202 ASR,LSF,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC 216 HLT,CLF 217 MIB,LIB,OTB,CLC 220 221 222 223</td>	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,NPY 201 202 ASR,LSF,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC 216 HLT,CLF 217 MIB,LIB,OTB,CLC 220 221 222 223
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02175 1473 02176 1474 0227 1475 02200 1476 02201 1477 02202 1478 02203 1479 02204 1480 02205 1481 02206 1482 02210 1485 02212 1488 02215 1488 02215 1488 02215 1488 02215 1488 02217 1488 02217 1488 02215 1488 02217 1488 02217 1488 02217 1488 02212 1488 02215 1489 02214 1488 02217 1491 02220 1493 02222 1494 02223 1495 02221 1495 02221	RTE MICRO-ASS 000 000135 000 000017 000 000077 000 0000077 000 0000077 000 0000077 000 0000077 000 0000077 000 0000077 <td>EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*</td> <td>160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSR,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC 220 221 222</td>	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSR,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC 220 221 222
PAGE 0048 F 1459 02160 1461 02162 1461 02162 1462 02163 1463 02164 1463 02164 1465 02166 1466 02172 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02176 1473 02176 1477 02173 1471 02177 1475 02200 1476 02201 1476 02202 1478 02202 1478 02203 1479 02204 1480 02205 1481 02206 1482 02210 1485 02212 1486 02213 1486 02213 1487 02226 1489 02216 1490 02217 1488 02215 1489 02221 1489 022221 1494 02222	RTE MICRO-ASS 000 000135 000 000077 000 0000077 000 000103 000 0000077 000 0000077 000 0000077 000 0000077 000 0000077 <td>EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*</td> <td>160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSR,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC 216 HLT,CLF 217 MIB,LIB,OTB,CLC 220 221 222 223 224 225 226</td>	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL,LSL,FRL,MPY 201 202 ASR,LSR,FRR 203 204 HLT,STF,SFC,SF5 205 MIA,LIA,OTA,STC 206 HLT,CLF 207 MIA,LIA,OTA,STC 210 211 212 213 214 HLT,STF,SFC,SFS 215 MIB,LIB,OTB,CLC 216 HLT,CLF 217 MIB,LIB,OTB,CLC 220 221 222 223 224 225 226
PAGE 0048 F 1459 02160 1460 02161 1461 02162 1462 02163 1463 02164 1464 02165 1465 02166 1466 02167 1467 02170 1468 02171 1469 02172 1470 02173 1471 02174 1472 02175 1473 02176 1474 0227 1475 02200 1476 02201 1477 02202 1478 02203 1479 02204 1480 02205 1481 02206 1482 02210 1485 02212 1488 02215 1488 02215 1488 02215 1488 02215 1488 02217 1488 02217 1488 02215 1488 02217 1488 02217 1488 02217 1488 02212 1488 02215 1489 02214 1488 02217 1491 02220 1493 02222 1494 02223 1495 02221 1495 02221	RTE MICRO-ASS 000 000135 000 000017 000 000077 000 0000077 000 0000077 000 0000077 000 0000077 000 0000077 000 0000077 <td>EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*</td> <td>160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL, LSL, FRL, NPY 201 202 ASR, LSF, FRE 203 204 HLT, STF, SFC, SF5 205 MIA, LIA, OTA, STC 206 HLT, CLF 207 MIA, LIA, OTA, STC 210 211 212 213 214 HLT, STF, SFC, SFS 215 MIB, LIB, OTB, CLC 216 HLT, CLF 217 MIB, LIB, OTB, CLC 220 221 222 223 224 225</td>	EMBLER REV.A 760818 DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	ST* ST* ST* ST* ST* ST* ST* ST* ST* ST*	160 161 162 163 164 165 166 167 170 171 172 173 174 175 176 177 200 ASL, LSL, FRL, NPY 201 202 ASR, LSF, FRE 203 204 HLT, STF, SFC, SF5 205 MIA, LIA, OTA, STC 206 HLT, CLF 207 MIA, LIA, OTA, STC 210 211 212 213 214 HLT, STF, SFC, SFS 215 MIB, LIB, OTB, CLC 216 HLT, CLF 217 MIB, LIB, OTB, CLC 220 221 222 223 224 225

PAGE 0049 FTE MICRO-ASSEMBLER REV.A 760016 1500 02230 000 000041 DEF JSB.1 231 1501 02231 000 00041 DEF JSB.1 231 1502 02232 000 00041 DEF JSB.1 231 1508 02233 000 00041 DEF JSB.1 235 1506 02235 000 000041 DEF JSB.1 237 1508 02246 000 000041 DEF JSB.1 237 1508 02240 000 00002 DEF MRGIND 241 1510 02242 000 00003 DEF MRGIND 241 1510 02242 000 00003 DEF MRGIND 241 1510 02242 000 00003 DEF MRGIND 244 1511 02242 000 00003 DEF MRGIND 244 1512 02243 000 00003 DEF MRGIND 245 1516 02250 000 00036 DEF JNP.1 255 1516 02250 000 00036 DEF JNP.1 255 1518 02255 000 00036 DEF JNP.1 255 1520 02254 000 00036 DEF MRGIND 245 1520 02254 000 00036 DEF MRGIND 245 1520 02255 000 00036 DEF MRGIND 245 1521 02255 000 00036 DEF MRGIND 245 1522 02255 000 00036 DEF MRGIND 245 1524 0226 000 000036 DEF MRGIND 245 1524 0226 000 000036 DEF MRGIND 245 1524 0226 000 000036 DEF MRGIND 253 1524 0226 000 000036 DEF MRGIND 253 1525 0225 000 000036 DEF MRGIND 253 1526 0225 000 000036 DEF MRGIND 253 1526 0226 000 000032 DEF MRGIND 253 1526 0226 000 000032 DEF MRGIND 253 1526 0226 000 00002 DEF MRGIND 253 1527 0226 000 00002 DEF MRGIND 253 1530 02276 000 00002 DEF MRGIND 253 1531 0226 00				
1501 02231 000 00041 DEF JSB,I 231 1502 02233 000 00041 DEF JSB,I 233 1503 02233 000 00041 DEF JSB,I 233 1505 02235 000 00041 DEF JSB,I 235 1506 02237 000 00041 DEF JSB,I 236 1506 02237 000 000002 DEF MRGIND 240 1510 02242 000 000002 DEF MRGIND 243 1511 02243 000 00002 DEF MRGIND 244 1514 02247 000 00002 DEF MRGIND 244 1514 02247 000 00002 DEF MRGIND 247 1514 02240 000 00002 DEF MRGIND 247 1514 02260 000 00002 DEF MR				JSB,I 230
1505 02233 000 00041 DEF JSB,I 234 1506 02235 000 00041 DEF JSB,I 235 1507 02237 000 00041 DEF JSB,I 235 1507 02237 000 000002 DEF MRGIND 240 1509 02244 000 000002 DEF MRGIND 241 1510 02244 000 000002 DEF MRGIND 243 1511 02244 000 000002 DEF MRGIND 244 1513 02244 000 00002 DEF MRGIND 246 1513 02244 000 00002 DEF JMP,I 250 1514 02245 000 000036 DEF JMP,I 251 1514 02250 000 00036 DEF JMP,I 251 1515 02247 000 00036 DEF		000 000041		
1504 02234 000 00041 DEP JSB,I 234 1505 02235 000 00041 DEF JSB,I 235 1506 02236 000 00041 DEF JSB,I 235 1508 02240 000 000002 DEF MRGIND 240 1510 02244 000 000002 DEF MRGIND 241 1510 02244 000 000002 DEF MRGIND 241 1511 02244 000 000002 DEF MRGIND 246 1511 02244 000 00002 DEF MRGIND 247 1512 02250 000 000036 DEF JMP,I 251 1516 02250 000 00036 DEF JMP,I 253 1520 02250 000 00036 DEF JMP,I 256 1521 02260 000 00002 DEF				
1506 02236 000 000041 DEF JSB,I 236 1507 02237 000 000002 DEF MRGIND 240 1509 02241 000 000002 DEF MRGIND 243 1510 02242 000 000002 DEF MRGIND 242 1511 02243 000 000002 DEF MRGIND 243 1513 02245 000 000002 DEF MRGIND 244 1514 02247 000 000002 DEF MRGIND 244 1514 02247 000 000026 DEF JMP,1 251 1514 02250 000 000036 DEF JMP,1 253 1514 02250 000 000036 DEF JMP,1 255 1520 02250 000 000036 DEF JMR,1 256 1521 02250 000 000036 DEF				JSB,I 234
1507 02237 000 00002 DEF JSB_1 237 1508 02240 000 00002 DEF MRGIND 240 1510 02242 000 00002 DEF MRGIND 241 1511 02244 000 00002 DEF MRGIND 244 1513 02244 000 00002 DEF MRGIND 244 1513 02245 000 00002 DEF MRGIND 246 1514 02246 000 000036 DEF JMP,1 250 1516 02250 000 00036 DEF JMP,1 251 1520 02254 000 00036 DEF JMP,1 255 1521 02250 000 00036 DEF JMP,1 255 1520 02261 000 00002 DEF MRGIND 155 1524 02260 000 00002 DEF MRG				
15:00 02:21:0 00:00 0:00				
1510 02242 000 00002 DEF MRGIND 243 1511 02243 000 00002 DEF MRGIND 244 1512 02244 000 00002 DEF MRGIND 245 1514 02245 000 00002 DEF MRGIND 245 1514 02247 000 00002 DEF MRGIND 246 1515 02247 000 000036 DEF JMP,I 251 1516 02252 000 00036 DEF JMP,I 253 1510 02255 000 00036 DEF JMP,I 255 1521 02256 000 00036 DEF JMP,I 255 1522 02261 000 00002 DEF MRGIND 1256 1526 02261 000 00002 DEF MRGIND 1257 1526 000 000002 DEF MRGIND <t< td=""><td></td><td></td><td></td><td>MRGIND 240</td></t<>				MRGIND 240
1511 02243 000 000002 DEF HRGIND 244 1513 02244 000 000002 DEF HRGIND 244 1513 02247 000 000002 DEF HRGIND 246 1514 02246 000 000012 DEF HRGIND 246 1516 02250 000 000036 DEF JMP,1 251 1519 02252 000 00036 DEF JMP,1 253 1520 02254 000 00036 DEF JMP,1 255 1520 02255 000 00036 DEF JMP,1 256 1521 02260 000 00002 DEF HRGIND 1257 1524 02260 000 00002 DEF HRGIND 1257 1526 02265 000 00002 DEF HRGIND 1533 1527 02266 000 000002 DEF				
1512 0224 000 00002 DEF MRGIND 245 1514 02245 000 00002 DEF MRGIND 245 1514 02246 000 00002 DEF MRGIND 246 1515 02247 000 00002 DEF MRGIND 247 1516 02250 000 00036 DEF JMP,I 251 1518 02252 000 00036 DEF JMP,I 253 1520 02254 000 00036 DEF JMP,I 255 1521 02256 000 00036 DEF JMP,I 255 1522 02266 000 00002 DEF MRGIND 155 1526 02261 000 00002 DEF MRGIND 1530 1526 000 00002 DEF MRGIND 1530 1530 1530 1530 1530 1530 1530 1530				
1514 02246 000 00002 DEF MRGIND 247 1516 02250 000 000036 DEF JMP,I 250 1517 02251 000 00036 DEF JMP,I 251 1518 02252 000 00036 DEF JMP,I 253 1519 02255 000 00036 DEF JMP,I 253 1520 02256 000 00036 DEF JMP,I 256 1521 02255 000 00036 DEF JMP,I 256 1524 02260 000 00002 DEF MRGIND 1552 1524 02264 000 00002 DEF MRGIND 1512 1526 02264 000 00002 DEF MRGIND 1530 1530 02266 000 00002 DEF MRGIND 1530 1530 02267 000 00002 DEF				MRGIND 244
ISIS 02227 000 000002 DEF MRGIND 247 ISIS 02250 000 000036 DEF JMP,I 250 ISIS 02253 000 000036 DEF JMP,I 251 ISIS 02253 000 000036 DEF JMP,I 253 ISIS 02253 000 000036 DEF JMP,I 255 ISIS 02257 000 000036 DEF JMP,I 255 ISIS 02257 000 000032 DEF MRGIND 1257 ISIS 02261 000 00002 DEF MRGIND 1257 ISIS 02262 000 00002 DEF MRGIND 1530 1257				
1516 02250 000 000036 DEF JMP,I 250 1517 02251 000 000036 DEF JMP,I 251 1518 02252 000 000036 DEF JMP,I 253 1520 02254 000 00036 DEF JMP,I 255 1521 02255 000 00036 DEF JMP,I 255 1522 02257 000 000032 DEF MRGIND 1556 1526 02261 000 000002 DEF MRGIND 1570 02264 000 000002 DEF MRGIND 1528 02264 000 000002 DEF MRGIND 1530 02265 000 000002 DEF MRGIND 1530 02265 000 000002 DEF MRGIND 1530 00000002 DEF MRGIND 1530 00000002 DEF MRGIND 1530 0000000002 DEF MRGIND <td></td> <td></td> <td></td> <td></td>				
1516 02252 000 000036 DEP JMP,I 252 1519 02253 000 000036 DEF JMP,I 253 1520 02254 000 00036 DEF JMP,I 255 1521 02255 000 000036 DEF JMP,I 255 1522 02256 000 000036 DEF JMP,I 256 1524 02260 000 000002 DEF MRGIND 157 1526 02264 000 000002 DEF MRGIND 153 153 02277 000 000002 DEF MRGIND 153 02275 000 000002 DEF MRGIND 1538 02275 000 <td< td=""><td>1516 02250</td><td>000 000036</td><td>DEF</td><td></td></td<>	1516 02250	000 000036	DEF	
1515 0.225 000 0.00036 DEF JMP,I 253 1520 0.2255 000 0.00036 DEF JMP,I 255 1521 0.2255 000 0.00036 DEF JMP,I 255 1521 0.2255 0.00 0.00036 DEF JMP,I 255 1522 0.2251 0.00 0.00036 DEF JMR,I 255 1523 0.2251 0.00 0.0002 DEF MRGIND 1556 0.00 0.00002 DEF MRGIND 1536 0.00 0.00002 DEF MRGIND 1531 0.2266 0.00 0.00002 DEF MRGIND 1533 0.2271 0.00 0.00002 DEF MRGIND 1536 0.2274 0.00 0.00002 DEF MRGIND 1536 0.2276 0.00 0.000002 DEF MRGIND <td></td> <td></td> <td></td> <td></td>				
1520 02224 000 000036 DEF JMP,I 255 1521 02255 000 000036 DEF JMP,I 255 1522 02255 000 000036 DEF JMP,I 255 1524 02260 000 00002 DEF MRGIND 1526 02261 000 00002 DEF MRGIND 1526 02264 000 00002 DEF MRGIND 1528 02264 000 00002 DEF MRGIND 1528 02265 000 000002 DEF MRGIND 1530 02266 000 000002 DEF MRGIND 1531 02271 000 000002 DEF MRGIND 1531 02277 000 000002 DEF MRGIND 1538 02277 000 000002 DEF MRGIND 1531 02277 000 000002 DEF MRGIND </td <td></td> <td></td> <td></td> <td></td>				
1522 000 000036 DEP JWP,I 256 1523 02257 000 000036 DEP JWP,I 257 1524 02260 000 000002 DEF MRGIND 1526 02261 000 000002 DEF MRGIND 1527 02263 000 000002 DEF MRGIND 1528 02264 000 000002 DEF MRGIND 1530 02267 000 000002 DEF MRGIND 1531 02267 000 000002 DEF MRGIND 1533 02271 000 000002 DEF MRGIND 1534 02273 000 000002 DEF MRGIND 1536 02274 000 000002 DEF MRGIND 1538 02276 000 000002 DEF MRGIND 1540 02300 00000002 DEF MRGIND 1542 02301 0000000 DEF MRGIND 1544 02300 000000				
1523 02257 000 00002 DEF JHP.1 257 1524 02260 000 000002 DEF MRGIND 1525 02261 000 000002 DEF MRGIND 1526 02262 000 000002 DEF MRGIND 1527 02264 000 000002 DEF MRGIND 1528 02264 000 000002 DEF MRGIND 1530 02266 000 000002 DEF MRGIND 1531 02270 000 000002 DEF MRGIND 1533 02271 000 000002 DEF MRGIND 1536 02273 000 000002 DEF MRGIND 1538 02277 000 000002 DEF MRGIND 1539 02277 000 000002 DEF MRGIND 1539 02277 000 000002 DEF MRGIND 1541 02300 0000002 DEF MRGIND 1542 02301 <td></td> <td></td> <td></td> <td></td>				
1524 02260 000 00002 DEF MRGIND 1525 02261 000 00002 DEF MRGIND 1526 02264 000 00002 DEF MRGIND 1528 02264 000 00002 DEF MRGIND 1529 02264 000 00002 DEF MRGIND 1530 02264 000 00002 DEF MRGIND 1531 02277 000 000002 DEF MRGIND 1533 02271 000 000002 DEF MRGIND 1536 02275 000 000002 DEF MRGIND 1536 02276 000 000002 DEF MRGIND 1538 02276 000 000002 DEF MRGIND 1542 02301 000 000002 DEF MRGIND 1542 02301 000 000002 DEF MRGIND 1542 02301				
1526 0202 DEF MRGIND 1527 02263 000 000002 DEF MRGIND 1528 02264 000 000002 DEF MRGIND 1530 02266 000 000002 DEF MRGIND 1531 02267 000 000002 DEF MRGIND 1531 02267 000 000002 DEF MRGIND 1533 02271 000 000002 DEF MRGIND 1534 02273 000 000002 DEF MRGIND 1536 02274 000 000002 DEF MRGIND 1537 02276 000 000002 DEF MRGIND 1538 02276 000 000002 DEF MRGIND 1539 02276 000 000002 DEF MRGIND 1543 02301 000 000002 DEF MRGIND 1544 02302 000 000002 DEF MRGIND 1544 02303 000 000002 <td></td> <td></td> <td>DEF</td> <td>MRGIND</td>			DEF	MRGIND
1527 02263 000 000002 DEF MRGIND 1528 02264 000 000002 DEF MRGIND 1529 02266 000 000002 DEF MRGIND 1530 02266 000 000002 DEF MRGIND 1531 02270 000 000002 DEF MRGIND 1533 02271 000 000002 DEF MRGIND 1534 02272 000 000002 DEF MRGIND 1535 02274 000 000002 DEF MRGIND 1536 02277 000 000002 DEF MRGIND 1539 02277 000 000002 DEF MRGIND 1541 02300 000 000002 DEF MRGIND 1542 02301 000 000002 DEF MRGIND 1544 02300 000 000002 DEF MRGIND 1544 <td< td=""><td></td><td></td><td></td><td></td></td<>				
1528 02264 000 000002 DEF MRGIND 1530 02266 000 000002 DEF MRGIND 1531 02267 000 000002 DEF MRGIND 1531 02267 000 000002 DEF MRGIND 1533 02271 000 000002 DEF MRGIND 1533 02271 000 000002 DEF MRGIND 1536 02275 000 000002 DEF MRGIND 1538 02276 000 000002 DEF MRGIND 1538 02276 000 000002 DEF MRGIND 1538 02276 000 000002 DEF MRGIND 1541 02301 000 000002 DEF MRGIND 1542 02301 000 000002 DEF MRGIND 1544 02301 000 000002 DEF MRGIND 1544 <td< td=""><td></td><td></td><td></td><td></td></td<>				
1530 02266 000 000002 DEF MRGIND 1531 02267 000 000002 DEF MRGIND 1531 02271 000 000002 DEF MRGIND 1533 02271 000 000002 DEF MRGIND 1534 02271 000 000002 DEF MRGIND 1536 02274 000 000002 DEF MRGIND 1537 02276 000 000002 DEF MRGIND 1539 02276 000 000002 DEF MRGIND 1539 02276 000 000002 DEF MRGIND 1541 02300 000 000002 DEF MRGIND 1544 02302 000 000002 DEF MRGIND 1544 02303 000 000002 DEF MRGIND 1544 02304 000<000002				
1531 02267 000 000002 DEF MRGIND 1532 02270 000 000002 DEF MRGIND 1533 02272 000 000002 DEF MRGIND 1534 02273 000 000002 DEF MRGIND 1535 02274 000 000002 DEF MRGIND 1536 02274 000 000002 DEF MRGIND 1537 02277 000 000002 DEF MRGIND 1539 02277 000 000002 DEF MRGIND 1541 02300 000 000002 DEF MRGIND 1541 02300 000 000002 DEF MRGIND 1544 02300 000 000002 DEF MRGIND 1544 02304 000 000002 DEF MRGIND 1544 02305 000 000002 DEF MRGIND 1544 <td< td=""><td></td><td></td><td></td><td></td></td<>				
152 02270 000 000002 DEF MRGIND 1533 02271 000 000002 DEF MRGIND 1534 02272 000 000002 DEF MRGIND 1535 02273 000 000002 DEF MRGIND 1536 02274 000 000002 DEF MRGIND 1537 02275 000 000002 DEF MRGIND 1538 02277 000 000002 DEF MRGIND 1549 02301 000 000002 DEF MRGIND 1544 02301 000 000002 DEF MRGIND 1544 02303 000 000002 DEF MRGIND 1545 02304 000 000002 DEF MRGIND 1544 02305 000 000002 DEF MRGIND 1549 02310 000 000002 DEF MRGIND 1540				
1534 02272 000 000002 DEF MRGIND 1535 02274 000 000002 DEF MRGIND 1536 02275 000 000002 DEF MRGIND 1537 02275 000 000002 DEF MRGIND 1538 02276 000 000002 DEF MRGIND 1538 02277 000 000002 DEF MRGIND 1539 02277 000 000002 DEF MRGIND 1542 02301 000 000002 DEF MRGIND 1542 02301 000 000002 DEF MRGIND 1544 02303 000 000002 DEF MRGIND 1545 02304 000 000002 DEF MRGIND 1545 02306 000 000002 DEF MRGIND 1549 02310 000 000002 DEF MRGIND 1550 <td< td=""><td></td><td></td><td></td><td>MRGIND</td></td<>				MRGIND
1535 02273 000 000002 DEF MRGIND 1536 02274 000 000002 DEF MRGIND 1537 02275 000 000002 DEF MRGIND 1538 02277 000 000002 DEF MRGIND 1539 02277 000 000002 DEF MRGIND 1541 02300 000 000002 DEF MRGIND 1542 02301 000 000002 DEF MRGIND 1543 02302 000 000002 DEF MRGIND 1544 02303 000 000002 DEF MRGIND 1546 02305 000 000002 DEF MRGIND 1546 02307 000 000002 DEF MRGIND 1549 02310 000 000002 DEF MRGIND 1550 02311 000 000002 DEF MRGIND 1550 <td< td=""><td></td><td></td><td></td><td></td></td<>				
1536 02274 000 000002 DEF MRGIND 1537 02275 000 000002 DEF MRGIND 1538 02276 000 000002 DEF MRGIND 1539 02277 000 000002 DEF MRGIND 1541 02301 000 000002 DEF MRGIND 1542 02301 000 000002 DEF MRGIND 1544 02303 000 000002 DEF MRGIND 1544 02305 000 000002 DEF MRGIND 1545 02304 000 000002 DEF MRGIND 1545 02306 000 000002 DEF MRGIND 1547 02306 000 000002 DEF MRGIND 1549 02310 000 000002 DEF MRGIND 1550 02311 000 000002 DEF MRGIND 1552 <td< td=""><td></td><td></td><td></td><td></td></td<>				
1538 02276 000 000002 DEF MRGIND 1539 02277 000 000002 DEF MRGIND PAGE 0050 RTE <micro-assembler< td=""> FEV.A 760818 1541 02300 000 000002 DEF MRGIND 1542 02301 000 000002 DEF MRGIND 1544 02303 000 000002 DEF MRGIND 1545 02304 000 000002 DEF MRGIND 1546 02305 000 000002 DEF MRGIND 1547 02306 000 00002 DEF MRGIND 1549 02310 000 000002 DEF MRGIND 1550 02311 000 000002 DEF MRGIND 1551 02312 000 000002 DEF MRGIND 1552 02313 000 000002 DEF MRGIND 1555 02317<!--</td--><td></td><td></td><td></td><td></td></micro-assembler<>				
1539 02277 000 000002 DEF MRGIND PAGE 0050 RTE <micro-assembler< td=""> REV.A 760818 1541 02300 000 000002 DEF MRGIND 1543 02302 000 000002 DEF MRGIND 1544 02303 000 000002 DEF MRGIND 1544 02305 000 000002 DEF MRGIND 1546 02305 000 000002 DEF MRGIND 1546 02306 000 000002 DEF MRGIND 1547 02306 000 000002 DEF MRGIND 1549 02310 000 000002 DEF MRGIND 1550 02314 000 000002 DEF MRGIND 1552 02317 000 000002 DEF MRGIND 1557 02317 000 000002 DEF MRGIND 1556 02317<</micro-assembler<>				
PAGE 0000 00000000 DEF MRCINE 1541 02300 000 000002 DEF MRGIND 1542 02301 000 000002 DEF MRGIND 1544 02302 000 000002 DEF MRGIND 1544 02303 000 000002 DEF MRGIND 1546 02305 000 000002 DEF MRGIND 1546 02306 000 000002 DEF MRGIND 1547 02306 000 000002 DEF MRGIND 1549 02310 000 000002 DEF MRGIND 1550 02311 000 000002 DEF MRGIND 1551 02312 000 000002 DEF MRGIND 1552 02313 000 000002 DEF MRGIND 1554 02317 000 000002 DEF MRGIND 1556 02317				
1541 02300 000 000002 DEF MRCIND 1543 02301 000 000002 DEF MRGIND 1543 02302 000 000002 DEF MRGIND 1544 02303 000 000002 DEF MRGIND 1544 02305 000 000002 DEF MRGIND 1546 02305 000 000002 DEF MRGIND 1547 02306 000 000002 DEF MRGIND 1549 02310 000 000002 DEF MRGIND 1549 02311 000 000002 DEF MRGIND 1550 02311 000 000002 DEF MRGIND 1551 02312 000 000002 DEF MRGIND 1552 02314 000 000002 DEF MRGIND 1555 02317 000 000002 DEF MRGIND 1556 02317 000 000002 DEF MRGIND 1556 02321 </td <td></td> <td></td> <td></td> <td></td>				
1542 02301 000 000002 DEF MRGIND 1543 02302 000 000002 DEF MRGIND 1544 02303 000 000002 DEF MRGIND 1545 02304 000 000002 DEF MRGIND 1546 02305 000 000002 DEF MRGIND 1547 02306 000 000002 DEF MRGIND 1548 02307 000 000002 DEF MRGIND 1549 02311 000 000002 DEF MRGIND 1550 02311 000 000002 DEF MRGIND 1551 02314 000 000002 DEF MRGIND 1554 02317 000 000002 DEF MRGIND 1555 02317 000 000002 DEF MRGIND 1556 02317 000 000002 DEF MRGIND 1557 02320 000 000002 DEF MRGIND 1560 02322 </td <td></td> <td></td> <td></td> <td>MRCINC</td>				MRCINC
1544 02303 000 000002 DEF MRGIND 1546 02305 000 000002 DEF MRGIND 1546 02305 000 000002 DEF MRGIND 1547 02306 000 000002 DEF MRGIND 1549 02310 000 000002 DEF MRGIND 1549 02311 000 000002 DEF MRGIND 1550 02312 000 000002 DEF MRGIND 1551 02312 000 000002 DEF MRGIND 1552 02313 000 000002 DEF MRGIND 1553 02314 000 000002 DEF MRGIND 1554 02317 000 000002 DEF MRGIND 1555 02320 000 00002 DEF MRGIND 1556 02321 000 00002 DEF MRGIND 1556 02320 000 00002 DEF MRGIND 1560 02322				
1545 02304 000 000002 DEF MRGIND 1546 02306 000 000002 DEF MRGIND 1547 02306 000 000002 DEF MRGIND 1548 02307 000 000002 DEF MRGIND 1548 02310 000 000002 DEF MRGIND 1550 02311 000 000002 DEF MRGIND 1551 02312 000 000002 DEF MRGIND 1552 02313 000 000002 DEF MRGIND 1555 02316 000 000002 DEF MRGIND 1555 02316 000 000002 DEF MRGIND 1555 02317 000 000002 DEF MRGIND 1555 02321 000 000002 DEF MRGIND 1556 02321 000 000002 DEF MRGIND 1558 02322 000 000002 DEF MRGIND 1561 02325 </td <td></td> <td></td> <td></td> <td></td>				
1546 02305 000 000002 DEF MRGIND 1547 02306 000 000002 DEF MRGIND 1548 02310 000 000002 DEF MRGIND 1550 02311 000 000002 DEF MRGIND 1551 02312 000 000002 DEF MRGIND 1552 02313 000 000002 DEF MRGIND 1552 02314 000 000002 DEF MRGIND 1555 02317 000 000002 DEF MRGIND 1555 02317 000 000002 DEF MRGIND 1555 02317 000 000002 DEF MRGIND 1555 02321 000 000002 DEF MRGIND 1559 02322 000 000002 DEF MRGIND 1561 02323 000 000002 DEF MRGIND 1562 02322 000 000002 DEF MRGIND 1564 02327 </td <td></td> <td></td> <td></td> <td></td>				
1548 02307 000 000002 DEF MRGIND 1549 02310 000 000002 DEF MRGIND 1550 02311 000 000002 DEF MRGIND 1551 02312 000 000002 DEF MRGIND 1552 02313 000 000002 DEF MRGIND 1552 02314 000 000002 DEF MRGIND 1554 02315 000 000002 DEF MRGIND 1555 02317 000 000002 DEF MRGIND 1555 02320 000 000002 DEF MRGIND 1555 02321 000 000002 DEF MRGIND 1556 02321 000 000002 DEF MRGIND 1559 02322 000 000002 DEF MRGIND 1560 02323 000 000002 DEF MRGIND 1561 02324 000 000002 DEF MRGIND 1562 02323 </td <td></td> <td></td> <td></td> <td></td>				
1549 02310 000 000002 DEF N.RGIND 1550 02311 000 000002 DEF N.RGIND 1551 02312 000 000002 DEF N.RGIND 1552 02313 000 000002 DEF N.RGIND 1553 02314 000 000002 DEF N.RGIND 1555 02315 000 000002 DEF M.RGIND 1555 02317 000 000002 DEF M.RGIND 1555 02320 000 000002 DEF M.RGIND 1557 02320 000 000002 DEF M.RGIND 1558 02321 000 000002 DEF M.RGIND 1560 02322 000 000002 DEF M.RGIND 1561 02324 000 000002 DEF M.RGIND 1561 02325 000 000002 DEF M.RGIND 1564 02327 000 000002 DEF M.RGIND 1566	1 - 4 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0			
1550 02311 000 000002 DEF MRGIND 1551 02312 000 000002 DEF MRGIND 1552 02313 000 000002 DEF MRGIND 1553 02314 000 000002 DEF MRGIND 1554 02315 000 000002 DEF MRGIND 1555 02317 000 000002 DEF MRGIND 1556 02317 000 000002 DEF MRGIND 1556 02321 000 000002 DEF MRGIND 1557 02322 000 000002 DEF MRGIND 1558 02321 000 000002 DEF MRGIND 1559 02322 000 000002 DEF MRGIND 1561 02324 000 000002 DEF MRCIND 1562 02325 000 000002 DEF MRCIND 1564 02327 000 000002 DEF MRCIND 1566 02331 </td <td></td> <td></td> <td>DEF</td> <td>MRGIND</td>			DEF	MRGIND
1551 02112 000 000002 DEF MRGIND 1553 02314 000 000002 DEF MRGIND 1554 02315 000 000002 DEF MRGIND 1555 02316 000 000002 DEF MRGIND 1555 02317 000 000002 DEF MRGIND 1555 02320 000 000002 DEF MRGIND 1557 02320 000 000002 DEF MRGIND 1558 02321 000 000002 DEF MRGIND 1559 02322 000 000002 DEF MRGIND 1561 U2324 000 000002 DEF MRGIND 1562 U2325 000 000002 DEF MRGIND 1563 02326 000 000002 DEF MRGIND 1566 02331 000 000002 DEF MRGIND 1566 02332 000 000002 DEF MRGIND 1569 U2345 </td <td>1548 02307</td> <td>000 000002</td> <td>DEF DEF</td> <td>MRGIND MRGIND</td>	1548 02307	000 000002	DEF DEF	MRGIND MRGIND
1553 02314 000 000002 DEF M.FGIND 1554 02315 000 000002 DEF M.RGIND 1555 02316 000 000002 DEF M.RGIND 1556 02317 000 000002 DEF M.RGIND 1556 02317 000 000002 DEF M.RGIND 1557 02320 000 000002 DEF M.RGIND 1558 02321 000 000002 DEF M.RGIND 1559 02322 000 000002 DEF M.RGIND 1560 02323 000 000002 DEF M.RGIND 1561 02324 000 000002 DEF M.RGIND 1562 02327 000 000002 DEF M.RGIND 1564 02327 000 000002 DEF M.RGIND 1566 02331 000 000002 DEF M.RGIND 1566 02331 000 000002 DEF M.RGIND 1570	1548 02307 1549 02310 1550 02311	000 000002 000 000002 000 000002	DEF DEF DEF DEF	MRGIND MRGIND MRGIND MRGIND
1555 02316 000 000002 DEF MRGINL 1555 02317 000 000002 DEF MRGIND 1555 02320 000 000002 DEF MRGIND 1558 02321 000 000002 DEF MRGIND 1558 02322 000 000002 DEF MRGIND 1559 02322 000 000002 DEF MRGIND 1560 02323 000 000002 DEF MRGIND 1561 02324 000 000002 DEF MRGIND 1561 02325 000 000002 DEF MRGIND 1564 02327 000 000002 DEF MRGIND 1565 02330 000 000002 DEF MRGIND 1566 02331 000 000002 DEF MRGIND 1566 02331 000 000002 DEF MRGIND 1567 02332 000 000002 DEF MRGIND 1570 02334 </td <td>1548 02307 1549 02310 1550 02311 1551 02312</td> <td>000 000002 000 000002 000 000002 000 000002</td> <td>DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND NRGIND MRGIND MRGIND</td>	1548 02307 1549 02310 1550 02311 1551 02312	000 000002 000 000002 000 000002 000 000002	DEF DEF DEF DEF DEF	MRGIND MRGIND NRGIND MRGIND MRGIND
1556 02317 000 000002 DEF MRGIND 1557 02320 000 000002 DEF MRGIND 1558 02321 000 000002 DEF MRGIND 1559 02322 000 000002 DEF MRGIND 1560 02323 000 000002 DEF MRGIND 1561 02324 000 000002 DEF MRGIND 1561 02325 000 000002 DEF MRGIND 1562 02325 000 000002 DEF MRGIND 1563 02326 000 000002 DEF MRGIND 1564 02327 000 000002 DEF MRGIND 1565 02330 000 000002 DEF MRGIND 1566 02331 000 000002 DEF MRGIND 1568 02333 000 000002 DEF MRGIND 1569 02334 000 000002 DEF MRGIND 1571 02336 </td <td>1548 02307 1549 02310 1550 02311 1551 02312 1552 02313</td> <td>000 000002 000 000002 000 000002 000 000002 000 000002</td> <td>DEF DEF DEF DEF DEF CEF</td> <td>MRGIND MRGIND NRGIND MRGIND NFGIND MRGIND</td>	1548 02307 1549 02310 1550 02311 1551 02312 1552 02313	000 000002 000 000002 000 000002 000 000002 000 000002	DEF DEF DEF DEF DEF CEF	MRGIND MRGIND NRGIND MRGIND NFGIND MRGIND
1557 02320 000 000002 DEF MRGIND 1558 02321 000 000002 DEF MRGIND 1559 02322 000 000002 DEF MRGIND 1560 02323 000 000002 DEF MRGIND 1561 02323 000 000002 DEF MRGIND 1561 02325 000 000002 DEF MRGIND 1562 02325 000 000002 DEF MRGIND 1563 02326 000 000002 DEF MRGIND 1564 02327 000 000002 DEF MRGIND 1565 02330 000 000002 DEF MRGIND 1566 02331 000 000002 DEF MRGIND 1568 02333 000 000002 DEF MRGIND 1569 02334 000 000002 DEF MRGIND 1571 02336 000 000002 DEF MRGIND 1573 02340 </td <td>1548 02307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 02315</td> <td>000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002</td> <td>DEF DEF DEF DEF CEF DEF DEF</td> <td>MRGIND MRGIND NRGIND MRGIND MRGIND MRGIND MRGIND</td>	1548 02307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 02315	000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002	DEF DEF DEF DEF CEF DEF DEF	MRGIND MRGIND NRGIND MRGIND MRGIND MRGIND MRGIND
1559 02322 000 000002 DEF MRGIND 1560 02323 000 000002 DEF MRGIND 1561 02324 000 000002 DEF MRGIND 1562 02325 000 000002 DEF MRGIND 1563 02326 000 000002 DEF MRGIND 1563 02327 000 000002 DEF MRGIND 1564 02327 000 000002 DEF MRGIND 1565 02330 000 000002 DEF MRGIND 1566 02331 000 000002 DEF MRGIND 1566 02331 000 000002 DEF MRGIND 1568 02334 000 000002 DEF MRGIND 1570 02335 000 000002 DEF MRGIND 1571 02360 000 00002 DEF MRGIND 1572 02337 000 000002 DEF MRGIND 1573 02340 <td>1548 C2307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 C2315 1555 02316</td> <td>000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002</td> <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND</td>	1548 C2307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 C2315 1555 02316	000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002	DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND
1560 02323 000 000002 DEF MRGIND 1561 02324 000 000002 DEF MRGIND 1562 02325 000 000002 DEF MRGIND 1563 02326 000 000002 DEF MRGIND 1564 02327 000 000002 DEF MRGIND 1565 02330 000 000002 DEF MRGIND 1566 02331 000 000002 DEF MRGIND 1566 02331 000 000002 DEF MRGIND 1566 02331 000 000002 DEF MRGIND 1567 02332 000 000002 DEF MRGIND 1569 02333 000 000002 DEF MRGIND 1570 02335 000 000002 DEF MRGIND 1571 02360 000 00002 DEF MRGIND 1572 02337 000 000002 DEF MRGIND 1574 02340 <td>1548 C2307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 C2315 1555 02316 1556 02317</td> <td>000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002</td> <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND NRGIND NRGIND NRGIND NRGIND MRGIND MRGIND MRGIND HRGIND</td>	1548 C2307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 C2315 1555 02316 1556 02317	000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND NRGIND NRGIND NRGIND NRGIND MRGIND MRGIND MRGIND HRGIND
1561 U2324 000 000002 DEF MRCIND 1562 U2325 000 000002 DEF MRCIND 1563 U2326 000 000002 DEF MRGIND 1564 U2327 000 000002 DEF MRGIND 1565 U2300 000 000002 DEF MRCIND 1565 U2330 000 000002 DEF MRCIND 1566 U2331 000 000002 DEF MRCIND 1567 U2332 000 000002 DEF MRGIND 1568 U2333 000 000002 DEF MRGIND 1569 U2334 000 000002 DEF MRGIND 1570 U2335 000 000002 DEF MRGIND 1571 U2336 000 000002 DEF MRGIND 1572 U2337 000 000002 DEF MRGIND 1573 U2340 000 00002 DEF MRGIND 1575 U2342 <td>1548 02307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 02315 1555 02316 1555 02317 1557 02320 1558 02321</td> <td>000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002</td> <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND</td>	1548 02307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 02315 1555 02316 1555 02317 1557 02320 1558 02321	000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND
1563 02326 000 000002 DEF MRGIND 1564 02327 000 000002 DEF MRGIND 1565 02330 000 000002 DEF MRGIND 1566 02331 000 000002 DEF MRCIND 1566 02332 000 000002 DEF MRCIND 1566 02333 000 000002 DEF MRCIND 1567 02332 000 000002 DEF MRGIND 1568 02334 000 000002 DEF MRGIND 1570 02335 000 000002 DEF MRGIND 1571 02336 000 000002 DEF MRGIND 1571 02337 000 000002 DEF MRGIND 1572 02337 000 000002 DEF MRGIND 1573 02340 000 000002 DEF MRGIND 1574 02341 000 000002 DEF MRGIND 1576 02343 </td <td>1548 02307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 02315 1555 02316 1556 02317 1557 02320 1558 02321 1559 02322</td> <td>000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002</td> <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND</td>	1548 02307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 02315 1555 02316 1556 02317 1557 02320 1558 02321 1559 02322	000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND
1564 02327 000 000002 DEF NRGIND 1565 02330 000 000002 DEF MRCIND 1566 02331 000 000002 DEF MRCIND 1566 02332 000 000002 DEF MRCIND 1566 02332 000 000002 DEF MRGIND 1568 02333 000 000002 DEF MRGIND 1569 02334 000 000002 DEF MRGIND 1569 02335 000 000002 DEF MRGIND 1570 02335 000 000002 DEF MRGIND 1571 02336 000 000002 DEF MRGIND 1572 02337 000 000002 DEF MRGIND 1573 02340 000 000002 DEF MRGIND 1574 02341 000 000002 DEF MRGIND 1576 02342 000 000002 DEF MRGIND 1577 02344 </td <td>1548 C2307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 C2315 1555 02316 1556 02317 1557 02320 1558 02321 1559 02322 1560 02323 1561 02324</td> <td>000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002</td> <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND NRGIND NRGIND NRGIND NRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND KRGIND NRGIND</td>	1548 C2307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 C2315 1555 02316 1556 02317 1557 02320 1558 02321 1559 02322 1560 02323 1561 02324	000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002 000 000002	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND NRGIND NRGIND NRGIND NRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND KRGIND NRGIND
1566 02331 000 000002 DEF MRGIND 1567 02332 000 000002 DEF MRGIND 1568 02333 000 000002 DEF MRGIND 1569 02334 000 000002 DEF MRGIND 1570 02335 000 000002 DEF MRGIND 1571 02336 000 000002 DEF MRGIND 1572 02337 000 000002 DEF MRGIND 1573 02340 000 000002 DEF MRGIND 1574 02341 000 000002 DEF MRGIND 1575 02342 000 000002 DEF MRGIND 1576 02343 000 000002 DEF MRGIND 1577 02343 000 000002 DEF MRGIND 1577 02344 000 000002 DEF MRGIND 1578 02345 000 00002 DEF MRGIND 1578 02346 <td>1548 02307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 02315 1555 02314 1555 02316 1555 02316 1555 02320 1558 02321 1559 02322 1560 02323 1561 02324 1562 02325</td> <td>000 000002 000 000002</td> <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND NRGIND NRGIND NRGIND NRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRCIND</td>	1548 02307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 02315 1555 02314 1555 02316 1555 02316 1555 02320 1558 02321 1559 02322 1560 02323 1561 02324 1562 02325	000 000002 000 000002	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND NRGIND NRGIND NRGIND NRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRCIND
1567 02332 000 000002 DEF NRCIND 1568 02333 000 000002 DEF MRGIND 1569 02334 000 000002 DEF MRGIND 1570 02335 000 000002 DEF MRGIND 1571 02336 000 000002 DEF MRGIND 1572 02337 000 000002 DEF MRGIND 1573 02340 000 000002 DEF MRCIND 1574 02341 000 000002 DEF MRGIND 1575 02342 000 000002 DEF MRGIND 1576 02343 000 000002 DEF MRGIND 1576 02343 000 000002 DEF MRGIND 1577 02344 000 000002 DEF MRGIND 1577 02345 000 000002 DEF MRGIND 1578 02346 000 000002 DEF KRGIND 1579 02346 </td <td>1548 02307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 02315 1555 02314 1555 02316 1556 02317 1557 02320 1558 02321 1559 02322 1560 02323 1561 02324 1562 02325</td> <td>000 000002 000 000002</td> <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRCIND MRCIND MRCIND MRCIND MRCIND</td>	1548 02307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 02315 1555 02314 1555 02316 1556 02317 1557 02320 1558 02321 1559 02322 1560 02323 1561 02324 1562 02325	000 000002 000 000002	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRCIND MRCIND MRCIND MRCIND MRCIND
1568 02333 000 000002 DEF MkGIND 1569 02334 000 000002 DEF MkGIND 1570 02335 000 000002 DEF MkGIND 1571 02336 000 000002 DEF MkGIND 1571 02336 000 000002 DEF MkGIND 1572 02337 000 000002 DEF MkGIND 1573 02340 000 000002 DEF MkGIND 1574 02341 000 000002 DEF MkGIND 1575 02342 000 000002 DEF MkGIND 1576 02343 000 000002 DEF MkGIND 1576 02343 000 000002 DEF MkGIND 1577 02344 000 000002 DEF MkGIND 1578 02345 000 00002 DEF MkGIND 1579 02346 000 00002 DEF KRGIND 1579 02346 <td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td> <td>000 000002 000 000002</td> <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND MRGIND MRGIND MFGIND MFGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND</td>	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000 000002 000 000002	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND MRGIND MRGIND MFGIND MFGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND
1570 02335 000 000002 DEF MRGIND 1571 02336 000 000002 DEF MRGIND 1572 02337 000 000002 DEF MRGIND 1573 02340 000 000002 DEF MRGIND 1574 02341 000 000002 DEF MRGIND 1575 02342 000 000002 DEF MRGIND 1576 02343 000 000002 DEF MRGIND 1577 02344 C00 000002 DEF MRGIND 1577 02345 000 00002 DEF MRGIND 1578 02345 000 00002 DEF MRGIND 1579 02346 000 00002 DEF MRGIND 1579 02346 000 00002 DEF MRGIND	1548 02307 1549 02310 1550 02311 1551 02312 1552 02313 1553 02314 1554 02315 1555 02314 1555 02316 1556 02317 1557 02320 1558 02321 1559 02323 1561 02324 1562 02325 1563 02326 1564 02327 1565 02330	$\begin{array}{ccccc} 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \end{array}$	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRCIND
1571 02336 000 000002 DEF MRGIND 1572 02337 000 000002 DEF MRGIND 1573 02340 000 000002 DEF MRGIND 1574 02341 000 000002 DEF MRGIND 1575 02342 000 000002 DEF MRGIND 1576 02343 000 000002 DEF MRGIND 1577 02344 C00 000002 DEF MRGIND 1578 02345 000 000002 DEF MRGIND 1579 02346 000 000002 DEF MRGIND 1579 02346 000 000002 DEF MRGIND	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000 000002 000 00002 <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRCIND MRCIND MRCIND MRCIND MRCIND MRCIND MRCIND</td>	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRCIND MRCIND MRCIND MRCIND MRCIND MRCIND MRCIND
1572 02337 000 000002 DEF MRGIND 1573 02340 000 000002 DEF MRCIND 1574 02341 000 000002 DEF MRGIND 1575 02342 000 000002 DEF MRGIND 1576 02343 000 000002 DEF MRGIND 1576 02343 000 000002 DEF MRGIND 1577 02344 000 000002 DEF MRGIND 1578 02345 000 000002 DEF MRGIND 1579 02346 000 000002 DEF MRGIND	$\begin{array}{c} 1548 & 02307 \\ 1549 & 02310 \\ 1550 & 02311 \\ 1551 & 02312 \\ 1552 & 02313 \\ 1553 & 02314 \\ 1554 & 02315 \\ 1555 & 02316 \\ 1556 & 02317 \\ 1557 & 02320 \\ 1558 & 02321 \\ 1559 & 02322 \\ 1560 & 02323 \\ 1561 & 02324 \\ 1562 & 02322 \\ 1563 & 02326 \\ 1564 & 02327 \\ 1565 & 02330 \\ 1566 & 02331 \\ 1567 & 02332 \\ 1568 & 02333 \\ 1569 & 02334 \\ \end{array}$	000 000002 000 00002 <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND</td>	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND
1573 02340 000 000002 DEF MRCIND 1574 02341 000 000002 DEF MRCIND 1575 02342 000 000002 DEF MRGIND 1576 02343 000 000002 DEF MRGIND 1577 02344 000 000002 DEF MRGIND 1578 02345 000 000002 DEF MRGIND 1579 02346 000 000002 DEF MRGIND 1579 02346 000 000002 DEF MRGIND	$\begin{array}{c} 1548 & 02307\\ 1549 & 02310\\ 1550 & 02311\\ 1551 & 02312\\ 1552 & 02313\\ 1553 & 02314\\ 1554 & 02315\\ 1555 & 02314\\ 1556 & 02317\\ 1557 & 02320\\ 1558 & 02321\\ 1559 & 02322\\ 1560 & 02323\\ 1561 & 02324\\ 1562 & 02322\\ 1563 & 02326\\ 1564 & 02327\\ 1565 & 02330\\ 1566 & 02331\\ 1567 & 02332\\ 1568 & 02333\\ 1569 & 02334\\ 1570 & 02335\\ \end{array}$	$\begin{array}{cccccccc} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 2 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 &$	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRGIND MRCIND MRCIND MRCIND MRCIND MRCIND MRCIND MRGIND MRGIND MRGIND MRGIND MRGIND
1575 02342 000 000002 DEF MFGIND 1576 02343 000 000002 DEF NRGIND 1577 02344 000 000002 DEF MEGIND 1577 02345 000 000002 DEF MEGIND 1578 02346 000 000002 DEF MEGIND 1579 02346 000 000002 DEF MEGIND	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000 000002 000 00002 <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND</td>	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND
1576 02343 000 000002 DEF MRG1ND 1577 02344 000 000002 DEF MRG1ND 1578 02345 000 000002 DEF MRG1ND 1578 02345 000 000002 DEF MRG1ND 1579 02346 000 000002 DEF ERGIND	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000 000002 000 00002 <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND NRGIND MRGIND NFGIND MRGIND</td>	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND NRGIND MRGIND NFGIND MRGIND
1578 02345 000 000002 DEF MRGIND 1579 02346 000 000002 DEF ENGIND	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000 000002 000 00002 <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND</td>	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND
1579 02346 000 000002 DEF ERGIND	$\begin{array}{c} 1548 & 02307\\ 1549 & 02310\\ 1550 & 02311\\ 1551 & 02312\\ 1552 & 02313\\ 1553 & 02314\\ 1554 & 02316\\ 1555 & 02317\\ 1557 & 02320\\ 1558 & 02321\\ 1559 & 02322\\ 1560 & 02323\\ 1561 & 02324\\ 1562 & 02325\\ 1563 & 02326\\ 1564 & 02327\\ 1566 & 02331\\ 1567 & 02332\\ 1566 & 02331\\ 1567 & 02332\\ 1568 & 02333\\ 1569 & 02334\\ 1570 & 02335\\ 1571 & 02337\\ 1573 & 02340\\ 1574 & 02341\\ 1575 & 02342\\ 1576 & 02343\\ 1576 & 02342\\ 1576 & 02343\\ 1576 & 02343\\ 1576 & 02343\\ 1576 & 02343\\ 1576 & 02343\\ 1576 & 02343\\ 1576 & 02342\\ 1576 & 02343\\ 1576 & 02342\\ 1576 & 02343\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02342\\ 1576 & 02$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND
	$\begin{array}{c} 1548 & 02307\\ 1549 & 02310\\ 1550 & 02311\\ 1551 & 02312\\ 1552 & 02313\\ 1553 & 02314\\ 1554 & 02315\\ 1555 & 02316\\ 1556 & 02317\\ 1557 & 02320\\ 1557 & 02322\\ 1560 & 02323\\ 1561 & 02324\\ 1562 & 02325\\ 1563 & 02326\\ 1564 & 02327\\ 1565 & 02331\\ 1567 & 02332\\ 1566 & 02333\\ 1567 & 02332\\ 1568 & 02333\\ 1569 & 02334\\ 1570 & 02335\\ 1571 & 02340\\ 1574 & 02341\\ 1575 & 02342\\ 1576 & 02343\\ 1577 & 02344\\ 1577 & 02344\\ \end{array}$	000 000002 000 00002 <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND</td>	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000 000002 000 000002 </td <td>DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF</td> <td>MRGIND MRGIND</td>	DEF DEF DEF DEF DEF DEF DEF DEF DEF DEF	MRGIND MRGIND

DACE OFFI			CONDI		> 760	010				
PAGE 0051 1582 02350		000002			.A /60 DEF	818		MRGI	ND	
1583 02351		000002			DEF			MRGI		
1584 02352	000	000002	2		DEF			MRGI		
1585 02353		000002			DEF			MRGI		
1586 02354 1587 02355		000002			DEF DEF			M RGI M RGI		
1588 02356					DEF			MRGI		
1589 02357		000002			DEF			MRGI		
1590 02360	000	000002	2		DEF			MRGI	ND	
1591 02361					DEF			MRGI		
1592 02362		000002	-		DEF			MRGI		
1593 02363 1594 02364		000002			DE F DE F			MRGI MRGI		
1595 02365		000002			DEF			MRGI		
1596 02366		000002			DEF			MRGI	ND	
1597 02367		000002	2		DEF			MRGI		
1598 02370		000002			DEF			MRGI		
1599 02371 1600 02372		000002			DEF			MRGI		
1600 02372		000002	-		DE F DE F			MRGI MRGI		
1602 02374		000002			DEF			MRGI		
1603 02375	5 000	000002	2		DE F			MRGI	ND	
1604 02376		000002	-		DEF			MRGI		
1605 02377	7 000	000002	2		DEF			MRGI	ND	
1606 END OF PAS	e 2. 1	NO PDD	DPC		END					
PAGE 0052										
SYMBOLS=01 AD*	L96 RI 0032	EFERENC 1409	CES=05 1410	05 SO 1411	URCE L 1412	INES=1 1413	606 1414	1415	1416	1418
AD ~	1419	1409	1410	1422	1412	1413	1425	1415	1410	1410
ADD2	1079	1052								
ADJEXP	1261	1257								
ADSBNOOV	1275	1271	1074	1077						
ADSBXPNT ADX	1281 0719	1268 0665	1274	1277						
ADY	0759	0673								
ALIGN	1076	1078								
AND	0029	1360	1361	1362	13 6 3	1364	1365	1366	1367	
ASGCC*	0077	1351	1359							
ASGCL * ASGCM*	0082 0087	1349 1350	1357 1358							
ASGNO*	0072	1348	1356							
ASL	0190	0228								
ASR	0195	0252	0539							
BITS	0937	0686	0687	0688						
BKGNDCK CBS	0603 0953	0606 0941								
CBT	0845	0681								
CMW	0795	0689								
COMPLEMT	1322	1324								
CONTROL	0121			ENCED*						
CP*	0035	1426	1427	1428	1429	1430	1431	1432	1433	1434
CPTEST	1435 0512	1436 0494	1437 0543	1438	1439	1440	1441			
DECDMS	0340	0335	0.742							
DECM	0335	0290								

PAGE 0053	RTE M	ICRO CI	ROSS-RI	FEREN	CE REV	.1813	771212			
DIAG	0219	0227								
DIFR	1050	1034	1038	1040	1042					
DIV	0160	1476								
DIVS DIVX	0169 1305	0164 1179	1185	1190						
DIVXFTST	1324	1320	1100	1190						
DLD	0130	1483								
DMSLOAD	0549	0578								
DSPICODE	0416	0276	0343							
DST	0139	1484								
DSX DSY	0732 0772	0676 0684								
EIG	0659	0635	0636							
EM1000	0227	0119	0050							
EM1010	0251	0211								
FAD	1022	0638								
FAILURE	0608	0507	0530	0532	0534	0536	0538	0540	0594	
FDIV71	1187			ENCED*						
FDIV81 FDV	$1198 \\ 1166$	**NOT 0641	REFER	ENCED*	*					
FETCH	0009	0023	0303	0305	0951					
FIX	0984	0642								
FIXOK1	0988	0986								
FIXOK2	1000	0996								
FLOAT	0969		REFER	ENCED*	*					
FLT FMP	0970 1106	0643 0640								
FMPY7	1145		REFER	ENCED*	*					
				0110 00						
PAGE 0054						1012	771010			
PAGE 0054		ICRO CI	ROSS-R	EFEREN	CE REV	.1813	771212			
FMPY8	1153	1149				.1813	771212			
		1149		EFEREN ENCED*		.1813	771212			
FMPY8 FPDIAG FSB FTBS	1153 0232 1021 0 946	1149 **NOT 0639 0955				.1813	771212			
FMPY8 FPDIAG FSB FTBS GOFETCH	1153 0232 1021 0946 0950	1149 **NOT 0639 0955 0921	REFER			.1813	771212			
FMPY8 FPDIAG FSB FTES GOFETCH HALT	1153 0232 1021 0946 0950 0261	1149 **NOT 0639 0955 0921 0018	REFER	ENCED*	*		771212			
FMPY8 FPDIAG FSB FTES GOFETCH HALT HORI	1153 0232 1021 0946 0950 0261 0017	1149 **NOT 0639 0955 0921 0018 0124	RE FE R 0 22 2 0 2 4 5	ENCED*	* 0876	.1813	771212			
FMPY8 FPDIAG FSB FTES GOFETCH HALT HORI IDLE	1153 0232 1021 0946 0950 0261	1149 **NOT 0639 0955 0921 0018 0124 **NOT	RE FE R 0 22 2 0 2 4 5	ENCED*	* 0876		771212			
FMPY8 FPDIAG FSB FTES GOFETCH HALT HORI	1153 0232 1021 0946 0950 0261 0017 0281	1149 **NOT 0639 0955 0921 0018 0124	RE FE R 0 22 2 0 2 4 5	ENCED*	* 0876		771212			
FMPY8 FPDIAG FSB FTES GOFETCH HALT HORI IDLE INCDMS	1153 0232 1021 0946 0950 0261 0017 0281 0341 0337 0240	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337	RE FE R 0 22 2 0 2 4 5	ENCED*	* 0876		0161	0214	0243	0244
FMPY8 FPDIAG FSB FTES GOFETCH HALT HORI IDLE INCDMS INCM	1153 0232 1021 0946 0950 0261 0017 0281 0341 0337 0240 0696	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703	RE FER 0222 0245 RE FER 0056 0711	0251 ENCED* 0131 0715	* 0876 * 0140 0719	0931 0149 0737	0161 0744	0214 0751	0243 0755	0 2 4 4 07 5 9
FMPY8 FPDIAG FSB FTES GOFETCH HALT HORI IDLE INCDMS INCM INDIRECT	1153 0232 1021 0946 0950 0261 0017 0281 0341 0337 0240 0696 0780	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918	RE FER 0222 0245 RE FER 0056 0711 0937	0251 ENCED* 0131 0715 0940	* 0876 * 0140 0719 1024	0931 0149	0161			
FMPY8 FPDIAG FSB FTBS GOFETCH HALT HORI IDLE INCDMS INCM INDIRECT INITIAL	1153 0232 1021 0946 0950 0261 0017 0281 0341 0341 0341 0342 0696 0780 0917	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795	RE FER 0222 0245 RE FER 0056 0711	0251 ENCED* 0131 0715	* 0876 * 0140 0719	0931 0149 0737	0161 0744			
FMPY8 FPDIAG FSB FTES GOFETCH HALT HORI IDLE INCDMS INCM INDIRECT INITIAL INSTP	1153 0232 1021 0946 0950 0261 0017 0281 0341 0337 0240 0696 0780 0917 0298	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795 0294	REFER 0222 0245 REFER 0056 0711 0937 0819	0251 ENCED* 0131 0715 0940 0835	* 0876 * 0140 0719 1024 0845	0931 0149 0737	0161 0744			
FMPY8 FPDIAG FSB FTBS GOFETCH HALT HORI IDLE INCDMS INCM INDIRECT INITIAL	1153 0232 1021 0946 0950 0261 0017 0281 0341 0341 0341 0342 0696 0780 0917	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795	RE FER 0222 0245 RE FER 0056 0711 0937	0251 ENCED* 0131 0715 0940	* 0876 * 0140 0719 1024	0931 0149 0737	0161 0744			
FMPY8 FPDIAG FSB FTBS GOFETCH HALT HORI IDLE INC DMS INCM IND I RECT IN ITIAL INSTP INTPEND	1153 0232 1021 0946 0950 0261 0027 0281 0341 0337 0240 0696 0780 0917 0298 0928	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795 0294 0809	REFER 0222 0245 REFER 0056 0711 0937 0819 0829	0251 ENCED* 0131 0715 0940 0835 0843	* 0876 * 0140 0719 1024 0845 0859	0931 0149 0737 1107	0161 0744 1167	0751	0755	
FMPY8 FPDIAG FSB FTES GOFETCH HALT HORI IDLE INCDMS INCM INDIRECT INITIAL INSTP INTPEND IOG IOR ISX	1153 0232 1021 0946 0950 0261 0017 0281 0341 0337 0240 0696 0780 0917 0298 0928 0104 0041 0728	1149 **NOT 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795 0294 0809 1479 1393 0675	REFER 0222 0245 REFER 0056 0711 0937 0819 0829 1480	0251 ENCED* 0131 0715 0940 0835 0843 1481	* 0876 * 0140 0719 1024 0845 0859 1482	0931 0149 0737 1107 1487	0161 0744 1167 1488	0751	0755	
FMPY8 FPDIAG FSB FTBS GOFETCH HALT HORI IDLE INCDMS INCM INDIRECT INITIAL INSTP INTPEND IOG IOR ISX ISY	1153 0232 1021 0946 0950 0261 0341 0337 0240 0696 0780 0917 0298 0928 0104 0041 0728 0768	1149 **NOT 0635 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795 0294 0809 1479 1393 0675 0683	REFER 0222 0245 REFER 0056 0711 0937 0819 0829 1480 1394	0251 ENCED* 0131 0715 0940 0835 0843 1481 1395	* 0876 * 0140 0719 1024 0845 0859 1482 1396	0931 0149 0737 1107 1487 1397	0161 0744 1167 1488 1398	0751 1489 1399	0755 1490 1400	
FMPY8 FPDIAG FSB FTBS GOFETCH HALT HORI IDLE INC DMS INCM IND I RECT IN ITIAL INSTP INTPEND IOG IOR ISX ISY ISZ	1153 0232 1021 0946 0950 0261 00341 0337 0240 0696 0780 0928 0928 0104 00928 0104 0728 0768 0044	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795 0294 0809 1479 1393 0675 0683 1401	REFER 0222 0245 REFER 0056 0711 0937 0819 0829 1480	0251 ENCED* 0131 0715 0940 0835 0843 1481	* 0876 * 0140 0719 1024 0845 0859 1482	0931 0149 0737 1107 1487	0161 0744 1167 1488	0751	0755	
FMPY8 FPDIAG FSB FTBS GOFETCH HALT HORI IDLE INC DMS INCM INDI RECT INITIAL INSTP INTPEND IOG IOR ISX ISY ISZ JLY	1153 0232 1021 0946 0950 0261 0017 0281 0341 0337 0240 0696 0780 0928 0104 0041 0728 0768 0768 0768	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795 0294 0809 1479 1393 0675 1401 0677	REFER 0222 0245 REFER 0056 0711 0937 0819 0829 1480 1394 1402	0251 ENCED* 0131 0715 0940 0835 0843 1481 1395 1403	* 0876 * 0140 0719 1024 0845 0859 1482 1396 1404	0931 0149 0737 1107 1487 1397 1405	0161 0744 1167 1488 1398 1406	0751 1489 1399 1407	0755 1490 1400 1408	
FMPY8 FPDIAG FSB FTES GOFETCH HALT HORI IDLE INCDMS INCM INDIRECT INTIAL INSTP INTPEND IOG IOR ISX ISZ JLY JMP	1153 0232 1021 0946 0950 0261 0341 0337 0240 0696 0780 0696 0780 0917 0298 0780 0728 0104 0041 0728 0764 0041 0780 0053	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795 0294 0809 1479 1393 0675 0683 1401	REFER 0222 0245 REFER 0056 0711 0937 0819 0829 1480 1394	0251 ENCED* 0131 0715 0940 0835 0843 1481 1395	* 0876 * 0140 0719 1024 0845 0859 1482 1396	0931 0149 0737 1107 1487 1397	0161 0744 1167 1488 1398	0751 1489 1399	0755 1490 1400	
FMPY8 FPDIAG FSB FTBS GOFETCH HALT HORI IDLE INC DMS INCM INDI RECT INITIAL INSTP INTPEND IOG IOR ISX ISY ISZ JLY	1153 0232 1021 0946 0950 0261 0017 0281 0341 0337 0240 0696 0780 0928 0104 0041 0728 0768 0768 0768	1149 **NOT 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795 0294 0809 1479 1393 0675 0683 1401 0677 1385	REFER 0222 0245 REFER 0056 0711 0937 0819 0829 1480 1394 1402 1386	ENCED* 0251 ENCED* 0131 0715 0940 0835 0843 1481 1395 1403 1387	* 0 0 8 76 * 0 14 0 0 71 9 1 0 24 0 8 45 0 8 59 1 4 8 2 1 3 9 6 1 4 04 1 3 8 8	0931 0149 0737 1107 1487 1397 1405 1389	0161 0744 1167 1488 1398 1406 1390	0751 1489 1399 1407 1391	0755 1490 1400 1408 1392	
FMPY8 FPDIAG FSB FTES GOFETCH HALT HORI IDLE INCDMS INCM INDIRECT INITIAL INSTP INTPEND IOG IOR ISX ISY ISZ JLY JMP JMP, I	1153 0232 1021 0946 0950 0261 0017 0281 0341 0337 0240 0780 0780 0780 0780 0780 0780 0728 0768 0104 10728 0768 0104 0778 01053 0053 0051	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0703 0705 0294 0809 1479 1393 0675 0683 1401 0677 1385 1516 0685 1368	REFER 0222 0245 REFER 0056 0711 0937 0819 0829 1480 1394 1402 1386 1517	ENCED* 0251 ENCED* 0131 0715 0940 0835 0843 1481 1395 1403 1387	* 0 0 8 76 * 0 14 0 0 71 9 1 0 24 0 8 45 0 8 59 1 4 8 2 1 3 9 6 1 4 04 1 3 8 8	0931 0149 0737 1107 1487 1397 1405 1389 1520 1372	0161 0744 1167 1488 1398 1406 1390 1521 1373	0751 1489 1399 1407 1391 1522 1374	0755 1490 1400 1408 1392 1523 1375	
FMPY8 FPDIAG FSB FTBS GOFETCH HALT HORI IDLE INC DMS INCM INDIRECT INTIAL INSTP INTPEND IOG IOR ISX ISY ISZ JLY JMP, I JPY JSB JSB, I	1153 0232 1021 0946 0950 0261 0341 0337 0240 0696 0780 0928 0104 0728 0768 0768 0768 0768 0768 0768 0765 0055	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795 0294 0809 1479 1393 0675 0683 1401 0677 1385 1516 0685 1368 1500	REFER 0222 0245 REFER 0056 0711 0937 0819 0829 1480 1394 1402 1386 1517 0783 1369 1501	ENCED* 0251 ENCED* 0131 0715 0940 0835 0843 1481 1395 1403 1387 1518 1370 1502	* 0876 * 0140 0719 1024 0845 0859 1482 1396 1404 1388 1519 1371 1503	0931 0149 0737 1107 1487 1397 1405 1389 1520	0161 0744 1167 1488 1398 1406 1390 1521	0751 1489 1399 1407 1391 1522	0755 1490 1400 1408 1392 1523	
FMPY8 FPDIAG FSB FTBS GOFETCH HALT HORI IDLE INC DMS INCM IND I RECT IN ITIAL INSTP INTPEND IOG IOR ISX ISY ISZ JLY JMP, I JPY JSB	1153 0232 1021 0946 0950 0261 0341 0337 0240 0696 0780 0917 0298 0928 0104 00917 0298 0928 0104 00728 0768 0044 0780 0053 0051	1149 **NOT 0639 0955 0921 0018 0124 **NOT 0337 0289 0052 0703 0918 0795 0294 0809 1479 1393 0675 0683 1401 0677 1385 1516 0685 1368 1500	REFER 0222 0245 REFER 0056 0711 0937 0819 0829 1480 1394 1402 1386 1517 0783 1369 1501	ENCED* 0251 ENCED* 0131 0715 0940 0835 0843 1481 1395 1403 1387 1518 1370	* 0876 * 0140 0719 1024 0845 0859 1482 1396 1404 1388 1519 1371 1503	0931 0149 0737 1107 1487 1397 1405 1389 1520 1372	0161 0744 1167 1488 1398 1406 1390 1521 1373	0751 1489 1399 1407 1391 1522 1374	0755 1490 1400 1408 1392 1523 1375	

PAGE 0055 JTBL1010	RTE M 0211	ICRO CI 1477	ROSS→R	EFEREN	CE REV	.1813	771212			
L*X	0703	0661								
L*Y	0744	0669								
LBT LCBT	0879 0846	0678 0858								
LCMW	0796	0808								
LD*	0062	1442	1443	1444	1445	1446	1447	1448	1449	1450
LDBYTE	1451 0910	1452 0837	1453 0847	1454 0850	1455 0867	1456 0881	1457			
LDX	0715	0664	0047	0050	0007	0001				
LDY	0755	0672								
LEFT	0313	0287			<u>ь</u>					
LI* LMBT	0111 0836	**NOT 0842	REFER	ENCED*	Ŷ					
LMVW	0820	0828								
LOADER	0438	0291	0431	0557						
LOOP LSFB	0460 0866	0485 0874								
LSL	0199	0229								
LSR	0202	0253								
MAC 0	0109	1485								
MAC1	0114 0638	1478 0109	1486							
MACTABLO MACTABL1	0621	0114								
MBT	0835	0680								
MEMLOST	0542	0220	0264							
MEMSIZE MI*	0440 0106	$0448 \\ 0104$								
MODE	0307	0 2 9 3	0298							
PAGE 0056		ICRO C	ROSS-R	EFEREN	CE REV	.1813	771212			
MPY MPYX	0148 1327	0235 1119	1127	1144	1195					
MRGIND	0012	0014	0015	1491	1492	1493	1494	1495	1496	1497
	1498	1508	1509	1510	1511	1512	1513	1514	1515	1524
	$1525 \\ 1535$	1526 1536	1527 1537	1528 1538	1529 1539	$1530 \\ 1541$	$1531 \\ 1542$	$1532 \\ 1543$	$1533 \\ 1544$	1534 1545
	1546	1547	1548	1549	1550	1551	1552	1553	1554	1555
	1556	1557	1558	1559	1560	1561	1562	1563	1564	1565
	1566 1576	1567 1577	1568 1578	1569 1579	1570 1580	1571 1582	1572 1583	1573 1584	1574 1585	1575 1586
	1576	1588	1578	1579	1580	1582	1583	1594	1585	1596
	1597	1598	1599	1600	1601	1602	1603	1604	1605	
MVW	0819	0690								
NOCARY NORMLIZ	$1086 \\ 1255$	1083 1260								
NOTEQ	0810	0801	0804	0854						
OFLOW	1092	1087								
OT*	0116	* *NOT		ENCED*						
OVER32K OVERFLOW	1299 1298	**NOT 1173	1285	ENCED*	^					
PACK	1251	0974	1086	1090	1095	1148	1151	1154	1215	1337
READY	1313	1307	1311							
REGTEST RET	0518 0097	0515 0122	0173							
RETNFP	0998	0232	1006	1008						
RETNFP 2	1300	1253								
RETURN	0708	0701	0713	0742	0753	0807	0827	0841	0857	0873
RIGHT RIPLOOP	0323 0589	0288 0598	0600							
RIPPIMW	0545			ENCED*	*					
RIPP32K	0583	0563	0566	0569	0571					
RMDR	0186	0168	0179	0184	+					
ROUND	1263	^ • NOT	REFER	ENCED*						

PAGE 0057			0066-DI	PPPPN	עמס סי	1012	771212			
RPL	0430	0268	0269	IFERENC		.1015	//1212			
RRL	0205	0231	0205							
RRR	0208	0255								
RTRNINTG	1003	0995	0422							
RUN RVRS	0297 1064	0266 1054	0432							
RZERO	1295		REFER	ENCED**	ł					
S*X	0696	0659								
S*Y	0737	0667								
SBS	0956			ENCED*	ł					
SBT SCAN	0886 0286	0679 0283	0870							
SELCODE	0200		DEFED	ENCED*	t i					
SFB	0861	0682	KELEK							
SRG	0095	1344	1345	1346	1347	1352	1353	1354	1355	
ST*	0144	1459	1460	1461	1462	1463	1464	1465	1466	1467
STBYTE	1468 0896	1469 0838	1470 0889	1471	1472	1473	1474			
STCPUS	0366	0356	0009							
STFENCE	0362	0357								
STORE	0343	0292								
STOREA	0355			ENCED**						
STOREB	0354			ENCED**						
STOREF	0357			ENCED**						
STOREM STOREMM	0353 0358			ENCED*' ENCED*'						
STOREMN	0359			ENCED*						
STOREP	0351			ENCED*						
STORES	0350	0344								
PAGE 0058		I CRO CI				.1813	771212			
STOREST STORET	0356 0378	0352	REFER	ENCED*'	•					
STOREX	0361		REFER	ENCED**	e i					
STOREY	0360	**NOT	REFER	ENCED**	ł –					
STWORD	0483	0473	0477	0480						
STX	0711	0662								
STY SUBB	0751 133 4	0670 1331								
SWAMPCHK	1073	1060								
TBS	0954		REFER	ENCED**	ŧ					
TEST32K	0500	0510								
TESTDMS	0572	0560								
TIMER	0214	0219	0230							
TOOBIG UNDERFLO	$1249 \\ 1294$	1075 1283								
UNPACK	1222	1025	1108	1168						
UPDATEA	0390			ENCED*	ł					
UPDATEB	0389			ENCED*						
UPDATEF	0392			ENCED*						
UPDATEM UPDATEMM	0388 0393			ENCED* ENCED*						
UPDATEMN	0394			ENCED*'						
UPDATEP	0386			ENCED*						
UPDATES	0385	0277								
UPDATEST	0391			ENCED**						
UPDATET	0387			ENCED*						
UPDATEX UPDATEY	0396 0395			ENCED*'						
OPDATE1	0395	NO1	KETEK	SNCED						
PAGE 0059	RTE M	I CRO C	ROSS-R	EFEREN	CE REV	1.1813	771212			
UPDCPUS UPDFENCE	0399 0397	0391 0392								
USER	0397	0392	0613							
WAIT	0276	0273	0284	0295	03.45	0380	0612			
X*X	0724	0666				0000				
X *Y	0764	0674								
XOR	0065	1377	1378	1379	1380	1381	1382	1383	1384	

DAGE 0004 DES MEGRA					
PAGE 0024 RTE MICRO- 0703	-ASSEMBLER RE	ORG	0818	760B	
0704	*		NEW MEDETUG		
0705 0706	*	PR1M	ARY MAPPING	TABLE	
0707	*				
0708 00760 320 1000 0709 00761 320 1400		JMP JMP	RJ30 RJ30	2000B 3000B	105400B, HP RESERVED 105420B, HP RESERVED
0710 00762 325 1400	••	JMP	RJ30	27000B	105440B, USEP RESERVED
0711 00763 321 1000		JMP	RJ30	6000B	105460B, HP RESERVED
0712 00764 325 1600 0713 00765 326 0000		JMP JMP	RJ 30 RJ 30	27400B 30000B	105500B, USEP RESERVED 105520B, USER RESERVED
0714 00766 326 0200	004	JMP	RJ30	30400B	105540B, USER RESERVED
0715 00767 326 0400 0716 00770 327 0000		JMP	RJ 30 RJ 30	31000B	105560B, USEP RESERVED
0717 00771 327 0200		JMP JMP	RJ 30	34000B 34400B	105600B, USER RESERVED 105620B, USER RESERVED
0718 00772 327 0400		JMP	RJ 30	35000B	105640B, USER RESERVED
0719 00773 327 0600 0720 00774 324 0000		JMP JMP	RJ30 RJ30	35400B 20000B	105660B, USER RESERVED DYNAMIC MAPPING SYSTEM
0721 00775 324 0010		JMP	RJ 30	20020B	DYNAMIC MAPPING SYSTEM
0722 00776 320 0410 0723 00777 320 0420		JMP	RJ30	EIG	EXTENDED INSTRUCTION GROUP
0724	*	JMP	RJ 30	EIG+20B	EXTENDED INSTRUCTION GROUP
0725	*				
0726 0727	*				
0728	*				
0729	*				
PAGE 0025 RTE MICRO-		V.A 7	60818		
0731 0732	*				
0733	*				
0734 0735	*				
0736	*				
0737	*				
	*				
0738 0739	*				
0738 0739 0740					
0738 0739 0740 0741 0742	* * *	21MX	K F-SERIES BA	SE SET MICROC	ODE
0738 0739 0740 0741 0742 0743	* * * *		F-SERIES BA	SE SET MICROC	ODE
0738 0739 0740 0741 0742	* * *			SE SET MICROC	ODE
0738 0739 0740 0741 0742 0743 0744 0745 0746	* * * * * * *			SE SET MICROC	ODE
0738 0739 0740 0741 0742 0743 0744 0745	* * * * *			SE SET MICROC	'ODE
0738 0739 0740 0741 0742 0743 0744 0745 0746 0747 0748	* * * * * *	MODU 	LES 2,3	SE SET MICROC	:ODE
0738 0739 0740 0741 0742 0743 0744 0745 0746 0747	* * * * * *	MODU 	LES 2,3	SE SET MICROC	ODE
0738 0739 0740 0741 0742 0743 0744 0745 0746 0745 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0751	* * * * * * * * * * * * * *	MODU 	LES 2,3	SE SET MICROC	CODE BEGINNING OF MODULE 2
0738 0739 0740 0741 0742 0743 0744 0745 0746 0745 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0751 0752	* * * * * * * * * * * * *	MODU SV.A 7 ORG	LES 2,3	1000в	BEGINNING OF MODULE 2
0738 0739 0740 0741 0742 0743 0744 0745 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0751 0752 0753 01000 320 0600 0754 01001 320 0600	* * * * * * * * * * * * * * * * * * *	MODU SV.A 7 ORG	LES 2,3		BEGINNING OF MODULE 2
0738 0739 0740 0741 0742 0743 0744 0745 0746 0747 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0751 0752 0753 01000 320 0600 0754 01001 320 0600 0755 01002 320 0600	* * * * -ASSEMBLER RE * * 004 MACTABL(004	MODU ORG JMP JMP JMP	LES 2,3 60818 RJ 30 RJ 30 RJ 30 RJ 30	1000B ASMD 2345 ASMD 2345 ASMD 2345	EEGINNING OF MODULE 2 FLOATING POINT ADD FLOATING POINT SUBTRACT FLOATING POINT MULTIPLY
0738 0739 0740 0741 0742 0743 0744 0745 0746 0745 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0751 0752 0753 01000 320 0600 0754 01001 320 0600 0755 01002 320 0600 0755 01002 320 0600 0757 01004 343 130	* * * * -ASSEMBLER RE * * 004 MACTABL(004 004 004 004 004 004	MODU CV.A 7 ORG JMP JMP	LES 2,3 60818 RJ 30 RJ 30	1 0 0 0 B AS MD 2345 AS MD 2345 AS MD 2345 AS MD 2345 AS MD 2345	EEGINNING OF MODULE 2 FLOATING POINT ADD FLOATING POINT SUBTRACT
0738 0739 0740 0741 0742 0743 0744 0745 0746 0747 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0751 0752 0753 01000 320 0600 0754 01001 320 0600 0755 01002 320 0600 0756 01003 320 0600 0758 01005 320 0610	* * * * -ASSEMBLER RE * * 004 MACTABL(004 004 004 004 004 004	MODU ORG JMP JMP JMP JMP	LES 2,3 60818 RJ30 RJ30 RJ30 RJ30 RJ30	1 0 0 0 B ASMD 234 5 ASMD 234 5 ASMD 234 5 ASMD 2 34 5	EEGINNING OF MODULE 2 FLOATING POINT ADD FLOATING POINT SUBTRACT FLOATING POINT MULTIPLY FLOATING POINT DIVIDE
0738 0739 0740 0741 0742 0743 0744 0745 0746 0747 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0751 0752 0753 01000 320 0600 0754 01001 320 0600 0755 01002 320 0600 0756 01003 320 0600 0756 01003 320 0600 0757 01004 343 130 0758 01005 320 0610 0759 0760 01006 327 1000	* * * * -ASSEMBLER RE * * 004 MACTABL(04 04 04 04 04 04 04 04 04 04 04 04 04	MODU ORG JMP JMP JMP IMP	LES 2,3 60818 RJ 30 RJ 30 RJ 30 RJ 30 RJ 30 LOW I	1000B ASMD 2345 ASMD 2345 ASMD 2345 ASMD 2345 ASMD 2345 354B	EEGINNING OF MODULE 2 FLOATING POINT ADD FLOATING POINT SUBTRACT FLOATING POINT MULTIPLY FLOATING POINT DIVIDE L= COMPL OF 24B
0738 0739 0740 0741 0742 0743 0744 0745 0746 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0750 0751 0752 0753 01000 320 0600 0754 01001 320 0600 0755 01002 320 0600 0755 01002 320 0600 0756 01003 320 0600 0758 01005 320 0610 0759 0760 01006 327 1000 0761 01007 327 1400	* * * * * * * * * * * * * * * * * * *	MODU V.A 7 ORG JMP JMP JMP IMM JMP JMP JMP	LES 2,3 60818 RJ 30 RJ 30 RJ 30 RJ 30 RJ 30 RJ 30 RJ 30 RJ 30 RJ 30	1000B ASMD 2345 ASMD 2345 ASMD 2345 ASMD 2345 354B XTSD 2345 36000B 37000B	EEGINNING OF MODULE 2 FLOATING POINT ADD FLOATING POINT SUBTRACT FLOATING POINT MULTIPLY FLOATING POINT DIVIDE L= COMPL OF 24B FLOATING POINT TO INTEGER 105140B, USER RESERVED 105160B, USER RESERVED
0738 0739 0740 0741 0742 0743 0744 0745 0746 0747 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0751 0752 0753 01000 320 0600 0754 01001 320 0600 0755 01002 320 0600 0756 01003 320 0600 0756 01003 320 0600 0757 01004 343 130 0758 01005 320 0610 0759 0760 01006 327 1000	* * * * * * * * * * * * * * * * * * *	MODU CV.A 7 ORG JMP JMP JMP JMP JMP JMP JMP JMP	LES 2,3 P60818 RJ 30 RJ 30	1000B ASMD 2345 ASMD 2345 ASMD 2345 ASMD 2345 354B XTSD 2345 36000B 37000B 21000B	EEGINNING OF MODULE 2 FLOATING POINT ADD FLOATING POINT SUBTRACT FLOATING POINT MULTIPLY FLOATING POINT DIVIDE L= COMPL OF 24B FLOATING POINT TO INTEGER 105140B, USER RESERVED 105160B, USER RESERVED FAST FORTRAN
0738 0739 0740 0741 0742 0743 0744 0745 0746 0747 0746 0747 0748 PAGE 0026 RTE MICRO- 0750 0751 0752 0753 01000 320 0600 0754 01001 320 0600 0755 01002 320 0600 0756 01003 320 0600 0756 01003 320 0600 0756 01003 320 0600 0757 01004 343 1305 0758 01005 320 0610 0759 0760 01006 327 1000 0761 01007 327 1400 0762 01010 324 0400 0763 01011 324 0600 0764 01012 324 1000	* * * * * * -ASSEMBLER RE * * 004 MACTABL(004 004 004 004 004 004 004 004 004 00	MODU V.A 7 ORG JMP JMP JMP JMP JMP JMP JMP JMP	LES 2,3 60818 RJ 30 RJ 30	1000B ASMD 2345 ASMD 2345 ASMD 2345 ASMD 2345 ASMD 2345 354B XTSD 2345 36000B 37000B 21000B 21400B 22000B	EEGINNING OF MODULE 2 FLOATING POINT ADD FLOATING POINT SUBTRACT FLOATING POINT MULTIPLY FLOATING POINT DIVIDE L= COMPL OF 24B FLOATING POINT TO INTEGER 105140B, USER RESERVED 105160B, USER RESERVED FAST FORTRAN FAST FORTRAN FAST FORTRAN 105240B, HP RESERVED
0738 0739 0740 0741 0742 0743 0744 0745 0746 0747 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0751 0752 0753 01000 320 0600 0754 01001 320 0600 0755 01002 320 0600 0755 01002 320 0600 0756 01003 320 0600 0756 01003 320 0600 0757 01004 343 130 0758 01005 320 0610 0759 0760 01006 327 1000 0761 01007 327 1400 0762 01010 324 0400 0763 01011 324 0600 0765 01013 321 0000	* * * * * * * * * * * * * * * * * * *	MODU V.A 7 ORG JMP JMP JMP JMP JMP JMP JMP JMP	LES 2,3 60818 RJ30 RJ	1000B ASMD 2345 ASMD 2345 ASMD 2345 ASMD 2345 354B XTSD 2345 36000B 37000B 21000B 21000B 21000B 21000B 21000B	EEGINNING OF MODULE 2 FLOATING POINT ADD FLOATING POINT SUBTRACT FLOATING POINT MULTIPLY FLOATING POINT DIVIDE L= COMPL OF 24B FLOATING POINT TO INTEGER 105140B, USER RESERVED 105160B, USER RESERVED FAST FORTRAN FAST FORTRAN FAST FORTRAN 105240B, HP RESERVED 105260B, HP RESERVED
0738 0739 0740 0741 0742 0743 0744 0745 0746 0745 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0751 0752 0753 01000 320 0600 0754 01001 320 0600 0755 01002 320 0600 0755 01002 320 0610 0758 01005 320 0610 0759 0760 01006 327 1000 0761 01007 327 1400 0762 01010 324 0400 0763 01011 324 0600 0765 01013 321 0000 0766 01014 324 1000 0766 01014 324 1000 0766 01014 324 1000	* * * * * * * * * * * * * * * * * * *	MODU V.A 7 ORG JMP JMP JMP JMP JMP JMP JMP JMP	LES 2,3 60818 RJ 30 RJ 30	1000B ASMD 2345 ASMD 2345 ASMD 2345 ASMD 2345 ASMD 2345 354B XTSD 2345 36000B 37000B 21000B 21400B 22000B	EEGINNING OF MODULE 2 FLOATING POINT ADD FLOATING POINT SUBTRACT FLOATING POINT MULTIPLY FLOATING POINT DIVIDE L= COMPL OF 24B FLOATING POINT TO INTEGER 105140B, USER RESERVED 105160B, USER RESERVED FAST FORTRAN FAST FORTRAN FAST FORTRAN 105240B, HP RESERVED
0738 0739 0740 0741 0742 0743 0744 0745 0746 0746 0747 0746 0747 0748 PAGE 0026 RTE MICRO 0750 0751 0752 0753 01000 320 0600 0755 01001 320 0600 0755 01002 320 0600 0755 01003 320 0600 0756 01003 320 0600 0757 01004 343 1309 0758 01005 320 0610 0759 0760 01006 327 1000 0761 01007 327 1400 0762 01010 324 0400 0763 01011 324 0600 0765 01013 321 0000 0766 01014 324 14000 0766 01014 324 14000 0760 01000 0760 010000 0760 010000 0760 010000 0760 010000 076	* * * * * * * * * * * * * * * * * * *	MODU ORG JMP JMP JMP JMP JMP JMP JMP JMP	LES 2,3 60818 RJ30 RJ	1000B ASMD 2345 ASMD 2345 ASMD 2345 ASMD 2345 354B XTSD 2345 36000B 37000B 21000B 21400B 22000B 4000B 23000B	EEGINNING OF MODULE 2 FLOATING POINT ADD FLOATING POINT SUBTRACT FLOATING POINT MULTIPLY FLOATING POINT DIVIDE L= COMPL OF 24B FLOATING POINT TO INTEGER 105140B, USER RESERVED 105160B, USER RESERVED FAST FORTRAN FAST FORTRAN FAST FORTRAN 105240B, HP RESERVED 105300B, HP RESERVED

0004	0004 RI	re mi	CRO-ASSE	MBLER RE	V.A 70 ORG	50818			€20000	
0005 0006				* *						
0007				*						
0008 0009				* *						
0010				*						
0011				* * * * * * * *	*****	* * * * * *	* * * * * * *	* * * * *	******	***************************************
0012 0013				*	MEMOR	EXP	ANSION	UNIT	MACRO	INSTRUCTIONS *
0014				*						*
$0015 \\ 0016$				* ******	1977-:	12-20- *****	-1430 ******	* * * * *	******	****
0017				*						
0018 0019				INDIRECT	_				%251 %006	
0019				HORI *	EQU				8000	
0021				******	*****	*****	*****	****	*****	*****
0022 0023				* REGI	STER A	ASSIG	MENTS			
0024				*	DIEK (100101				
0025					:: P-					NARGE DECIGNED
0026 0027										DDRESS REGISTER DOP EXECUTION; MASKS AND CONSTANTS
0028				* S6					CRATCH	
0029				*						
0030 PACE	0005 P	тр мт	CPO-ASSI	EMBLER RE			* * * * * * *	* * * * *	******	************
0032	0005 K	10 11		*	V.A /	00010				
0033 0034				*						
0035				*						
0036 0037				*	* * * * * *		******			*****
0038				* E	NTRY					
0039				* * * * * * * *	*****	* * * * * *	* * * * * *	* * * * *	******	* * * * * * * * * * * * * * * * * * * *
0040 0041				*	MACRO	JUMP	POINT	AND	MNEMONI	IC BINARY CODE
0042				*						
0043 0044	20000		002047 102047	JTABL	JMP RTN		CMPS (۵D	XMM CAB	1000X011110X0066 QUICK SELF TEST
	20002		010207		JMP		CHED	CAD	MBI	1000x01111600010
0046			010147		JMP				MBF	1000X01111000011
0047 0048			0110 4 7 012707		JMP				MBW MWI	1000x01111000100 1000x01111000101
0048			012/07		JMP JMP				MWI	1000x01111000110
0050	20007		013547		JMP				MWW	1000x01111000111
	20010		014507		JMP				SY*	1000X01111001000 1000X01111001001
0052	20011 20012		015047 014607		J MP JMP				US* PA*	1000x01111001010
0054			014747		JMP				PB*	1000X01111001011
0055			016247		JMP				SSM	1000X01111001100
	20015 20016		016507 036747		JMP RTN				J RS	1000X01111001101 1000X01111001110
0058	20017	370	036747		RTN					1000x01111001111
	20020 20021		002047 002057		JMP JMP	STFL			XMM XMM	1000X011110X0000 1000X01111010001
	20022		004607		JMP	DILL			XM*	1000X01111010010
	20023		036747		RTN				vī +	1000x01111010011 1000x01111010100
0063	20024		005547 006007		JMP JMP				XL* XS*	1000x01111010101
0065	20026		006247		JMP				XC*	1000x01111010110
0066			006647	D.C.+	JMP		D. 4.0.0	ME!!	LF*	1000x01111010111
	20030 20031		022447 022040	RS* RV*	REA D	RTN	PASS I PASS (MEU MEU	1000X01111011000 1000X01111011001
0069	20032	324	007047		JMP				DJP	1000x01111011010
	20033		007647		JMP				DJS	1000x01111011011 1000x01111011100
0071	20034 20035		007147 007547		JMP JMP				SJP SJS	1000x01111011101
0073	20036		007247		JMP				UJP	1000x01111011110
0074	20037	345	007165	* UJS	IMM	DCNT	HIGH S	54	%103	S4:=USER, CNTR:=16B
0076			007704	000	JMP	RJ30			JS*	START READ ON DEF.

Appendix G

0077										
0077	0006 5						* * * * *	* * * * *	* * * * * * * * * *	**********
PAG E 0079	0000 1	CLE W	ICRO-ASS	EMBLER RE	V.A /	90818				
0080				*						
0081				*						
0082				*						
0083				*						****
0084	20041	010	033107		****	****	PASS		********* M	S3 := M; SAVE M
	20041		070547	XMM	READ			CNTR		CNTR := COUNT
	20043		001602		RTN	CNDX		CHIN		TEST FOR ZERO COUNT
0088	20044		000507		IMM		LOW	L	%200	L := 1111111110000000
	20045		007147		READ		SANL	S 4	Α	MASK LOW 7 BITS OF A-REG
	20046		076507		IMM		HIGH	-	8337	L := 11011111111111111
	20047 20050		047147 046447				SONL		S4 S4	ADD CONTROL BIT (13) MEM ADDR REG := S4
	20051		011707				PASS		54 B	P := B(TABLE ADDRESS)
	20052		070747				PASS	-	x	SET ALU FLAGS FROM X
0095	20053	334	003402		JMP	CNDX	FLAG		XMS	TEST FOR XMS INSTRUCTION
	20054		104142		JMP		AL15		READMAP	TEST FOR NEGATIVE COUNT
	20055	227	174725	MELOOP1 *	READ	DCNT	INC	PNM	P	READ NEXT WORD; P := P+1
0098	20056	220	001207	×	DEAD		DACC	C F	MAD	
	20057		106147		READ		PASS INC	A A	TAB A	S5 := MAP DATA - DUMMY READ A := A+1
	20060		050452			MESP	PASS		s5	MAP REG := DATA
0102	20061	000	071607				DEC	X	x	X := X - 1
	20062		003302		JMP	CNDX	ALZ		XMM.RTN	IF DONE THEN BUG OUT
	20063		042642		JMP		CNT4	RJS	MELOOP1	LOOP FOR 16X
	20064 20065		002642		JMP	CNDX	NINT	c 2	MELOOP1	TEST FOR NO INTERRUPT
0100	20065	000	045107	XMM.EXIT			D EC	S3	S 3	ELSE SERVICE INTERRUPT
0108	20066	010	074207	XMM.RTN			PASS	В	P	RESET B-REG
	20066 20067		074207 144700	XMM.RTN P.RTN	READ	RTN	PASS INC	B PNM	P S 3	RESET B-REG P := NEXT INSTRUCTION; START REA
0109 0110	20067	227	144700	P.RTN *						
0109 0110 PAGE	20067	227	144700	P.RTN * EMBLER RE						
0109 0110 PAGE 0112	20067	227	144700	P.RTN *						P := NEXT INSTRUCTION; START REA
0109 0110 PAGE	20067	227	144700	P.RTN * EMBLER RE' *						P := NEXT INSTRUCTION; START REA
0109 0110 PAGE 0112 0113	20067	227	144700	P.RTN * EMBLER RE *						P := NEXT INSTRUCTION; START REA
0109 0110 PAGE 0112 0113 0114 0115 0116	20067	227	144700	P.RTN * EMBLER RE' * *						P := NEXT INSTRUCTION; START REA
0109 0110 PAGE 0112 0113 0114 0115 0116 0117	20067 0007 F	227	144700	P.RTN * EMBLER RE * * * *	V.A 70	50818	INC	PNM	S 3	P := NEXT INSTRUCTION; START REA
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118	20067 0007 F	227 RTE M 327	144700 ICRO-ASS 103342	P.RTN * EMBLER RE * * * * * * XMS	V.A 70	50818	INC	PNM	S 3	P := NEXT INSTRUCTION; START REA
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119	20067 0007 F 20070 20071	227 RTE M 327 230	144700 ICRO-ASS 103342 036747	P.RTN * EMBLER RE * * * * *	V.A 7	****	INC ***** AL15	PNM	S 3 *********** P.RTN	P := NEXT INSTRUCTION; START REA
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119 0120	20067 0007 F	227 RTE M 327 230 007	144700 ICRO-ASS 103342 036747 106147	P.RTN * EMBLER RE * * * * * * XMS	V.A 70	50818 ***** CNDX	INC	PNM ***** A	S 3 ********** P.RTN A	P := NEXT INSTRUCTION; START REA
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119 0120 0121 0122	20067 0007 F 20070 20071 20072 20073 20074	227 RTE M 327 230 007 010	144700 ICRO-ASS 103342 036747	P.RTN * EMBLER RE * * * * * * XMS	V.A 70	50818 ***** CNDX	INC AL15 INC PASS	PNM ***** A	S 3 *********** P.RTN	P := NEXT INSTRUCTION; START REA
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119 0120 0121 0122 0123	20067 0007 F 20070 20071 20072 20073 20074 20075	227 RTE M 327 230 007 010 007 000	144700 ICRO-ASS 036747 106147 010452 110225 071607	P.RTN * EMBLER RE * * * * * * XMS	V.A 70	50818 ***** CNDX MESP	INC AL15 INC PASS	PNM	S 3 ********** P.RTN A B	P := NEXT INSTRUCTION; START REA Compute: Museum TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119 0120 0121 0122 0123 0124	20067 0007 F 20070 20071 20072 20073 20074 20075 20076	227 RTE M 327 230 007 010 007 000 320	144700 ICRO-ASS 036747 106147 010452 110225 071607 003342	P.RTN * EMBLER RE * * * * * * XMS	V.A 70 JMP READ JMP	50818 CNDX MESP DCNT CNDX	INC AL15 INC PASS INC DEC ALZ	PNM A MEU B X	S 3 ********** P.RTN A B X P.RTN	P := NEXT INSTRUCTION; START REA Computer Museum TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA B := B + 1; INC CNTR X := X-1 IF DONE THEN BUG OUT
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119 0120 0121 0122 0123 0124 0125	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077	227 RTE M 327 230 007 010 007 000 320 324	144700 ICRO-ASS 036747 106147 010452 110225 071607 003342 043442	P.RTN * EMBLER RE * * * * * * XMS	V.A 70 JMP READ JMP JMP	50818 ***** CNDX MESP DCNT CNDX CNDX CNDX	INC AL15 INC PASS INC DEC ALZ CNT4	PNM A MEU B X	S 3 ********** P.RTN A B S X P.RTN MELOOP 2	P := NEXT INSTRUCTION; START REA Computer Museum TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA B := B + 1; INC CNTR X := X-1 IF DONE THEN BUG OUT LOOP FOR 16X
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119 0120 0121 0122 0123 0124 0125 0126	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077 20100	227 RTE M 327 230 007 010 007 010 000 320 324 335	144700 ICRO-ASS 036747 106147 010452 110225 071607 003342 043442 003442	P.RTN * EMBLER RE * * * * * * XMS	V.A 70 JMP READ JMP	50818 CNDX MESP DCNT CNDX	INC ***** AL15 INC PASS INC DEC ALZ CNT4 NINT	PNM A MEU B X RJS	S 3 ********** P.RTN A B B X P.RTN MELOOP 2 MELOOP 2	<pre>P := NEXT INSTRUCTION; START REA Compute: Museum TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA B := B + 1; INC CNTR X := X-1 IF DONE THEN BUG OUT LOOP FOR 16X TEST FOR NO INTERRUPT</pre>
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119 0120 0121 0122 0123 0124 0125 0126 0127	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077 20100	227 RTE M 327 230 007 010 007 000 320 320 325 000	144700 ICRO-ASS 036747 106147 010452 110225 071607 003342 043442 003442 003442	P.RTN * EMBLER RE * * * * * * XMS	V.A 70 JMP READ JMP JMP JMP	MESP DCNT CNDX CNDX CNDX CNDX CNDX	INC AL15 INC PASS INC DEC AL2 CNT4 NINT DEC	PNM A MEU B X RJS S 3	S 3 ********** P.RTN A B B X P.RTN MELOOP 2 MELOOP 2 S 3	P := NEXT INSTRUCTION; START REA Computer Museum TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA B := B + 1; INC CNTR X := X-1 IF DONE THEN BUG OUT LOOP FOR 16X TEST FOR NO INTERRUPT RESET P REGISTER FOR RESTART
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0120 0121 0122 0123 0124 0125 0126 0127 0128 0129	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077 20100	227 RTE M 327 230 007 010 007 000 320 320 325 000	144700 ICRO-ASS 036747 106147 010452 110225 071607 003342 043442 003442	P.RTN * EMBLER RE * * * * * * XMS	V.A 70 JMP READ JMP JMP	MESP DCNT CNDX CNDX CNDX CNDX CNDX	INC ***** AL15 INC PASS INC DEC ALZ CNT4 NINT	PNM A MEU B X RJS	S 3 ********** P.RTN A B B X P.RTN MELOOP 2 MELOOP 2	<pre>P := NEXT INSTRUCTION; START REA Compute: Museum TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA B := B + 1; INC CNTR X := X-1 IF DONE THEN BUG OUT LOOP FOR 16X TEST FOR NO INTERRUPT</pre>
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0120 0121 0122 0123 0124 0125 0126 0127 0128 0129 0130	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077 20100 20101 20102	227 RTE M 327 230 007 010 007 000 320 320 325 000	144700 ICRO-ASS 036747 106147 010452 110225 071607 003342 043442 003442 003442	P.RTN * EMBLER RE * * * * * XMS MELOOP 2	V.A 70 JMP READ JMP JMP JMP	MESP DCNT CNDX CNDX CNDX CNDX CNDX	INC AL15 INC PASS INC DEC AL2 CNT4 NINT DEC	PNM A MEU B X RJS S 3	S 3 ********** P.RTN A B B X P.RTN MELOOP 2 MELOOP 2 S 3	<pre>P := NEXT INSTRUCTION; START REA Computer Museum TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA B := B + 1; INC CNTR X := X-1 IF DONE THEN BUG OUT LOOP FOR 16X TEST FOR NO INTERRUPT RESET P REGISTER FOR RESTART</pre>
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0120 0121 0122 0123 0124 0125 0126 0127 0128 0129 0130 0131	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077 20100 20101 20102	227 TE M 327 230 007 010 007 010 007 320 324 335 000 227 227	144700 ICRO-ASS 103342 036747 106147 010452 110225 071607 003342 043442 003442 003442 045107 144700 174726	P.RTN * EMBLER RE' * * * * * XMS MELOOP 2	V.A 70 JMP READ JMP JMP JMP READ EQU	MESP DCNT CNDX CNDX CNDX CNDX CNDX	INC AL15 INC PASS INC DEC AL2 CNT4 NINT DEC INC	PNM A MEU B X RJS S 3	S 3 ********** P.RTN A B X P.RTN MELOOP 2 S 3 S 3	<pre>P := NEXT INSTRUCTION; START REA Computer Museum TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA B := B + 1; INC CNTR X := X-1 IF DONE THEN BUG OUT LOOP FOR 16X TEST FOR NO INTERRUPT RESET P REGISTER FOR RESTART</pre>
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119 0120 0121 0122 0123 0124 0122 0123 0124 0127 0128 0129 0131 0131	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077 20100 20101 20102 20103 20104	227 TE M 327 230 007 010 007 000 320 324 335 000 227 227 007	144700 ICRO-ASS 036747 106147 010452 110225 071607 003342 043442 003442 045107 144700 174726 106147	P.RTN * EMBLER RE * * * * * * * * * * * * * * * * * * *	V.A 70 JMP READ JMP JMP JMP READ EQU	MESP DCNT CNDX CNDX CNDX CNDX RTN ICNT	INC AL15 INC PASS INC DEC AL2 CNT4 NINT DEC INC INC	PNM A MEU B X RJS S3 PNM PNM A	S 3 ********** P.RTN A B B X P.RTN MELOOP 2 S 3 S 3 * P A	<pre>P := NEXT INSTRUCTION; START REA COMPUTER C</pre>
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119 0120 0121 0122 0123 0124 0125 0126 0127 0128 0129 0130 0131 0132	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077 20100 20101 20102 20103 20104 20105	227 RTE M 327 230 007 010 320 320 320 324 335 000 227 227 007 010	144700 ICRO-ASS 036747 106147 010452 071607 003342 003442 003442 003442 003442 0145107 144700	P.RTN * EMBLER RE * * * * * * * * * * * * * * * * * * *	V.A 70 JMP READ JMP JMP READ READ EQU READ	MESP DCNT CNDX CNDX CNDX CNDX CNDX RTN ICNT MESP	INC AL15 INC PASS INC DEC AL2 CNT4 NINT DEC INC INC PASS	PNM A MEU B X RJS S3 PNM PNM S5	S 3 ********* P.RTN A B B X P.RTN MELOOP2 S3 S 3 * P A MEU	<pre>P := NEXT INSTRUCTION; START REA Computer Museum TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA B := B + 1; INC CNTR X := X-1 IF DONE THEN BUG OUT LOOP FOR 16X TEST FOR NO INTERRUPT RESET P REGISTER FOR RESTART SERVICE INTERRUPT P := P+1 - DUMMY READ A := A+1 S5 := MAP REG</pre>
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119 0120 0121 0122 0123 0124 0125 0126 0127 0128 0129 0130 0131 0131	20067 0007 F 20070 20071 20072 20073 20076 20075 20076 20077 20100 20101 20102 20103 20104 20105	227 RTE M 327 230 007 010 000 320 320 324 335 000 227 227 007 0210	144700 ICRO-ASS 036747 106147 010452 110225 071607 003342 043442 043442 045107 144700 174726 106147 023212 050036	P.RTN * EMBLER RE * * * * * * * * * * * * * * * * * * *	V.A 70 JMP READ JMP JMP READ READ EQU READ	MESP DCNT CNDX CNDX CNDX CNDX RTN ICNT	INC ALIS INC PASS INC DEC ALZ CNT4 NINT DEC INC INC INC PASS PASS	PNM A MEU B X RJS S3 PNM PNM A S5 TAB	S 3 ********** P.RTN A B B X P.RTN MELOOP 2 S 3 S 3 * P A MEU S 5	<pre>P := NEXT INSTRUCTION; START REA COMPUTE COMPUTE Museum TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA B := B + 1; INC CNTR X := X-1 IF DONE THEN BUG OUT LOOP FOR 16X TEST FOR NO INTERRUPT RESET P REGISTER FOR RESTART SERVICE INTERRUPT P := P+1 - DUMMY READ A := A+1 S5 := MAP REG WRITE DATA INTO TABLE</pre>
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0120 0121 0122 0123 0124 0125 0126 0127 0126 0127 0128 0129 0130 0131 0132 0133 0134	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077 20100 20101 20102 20103 20104 20105	227 TE M 327 230 007 010 007 010 320 324 335 000 227 227 007 010 007 010 007 010 000 324 335 000 227 007 010 007 010 007 010 007 010 007 010 007 010 007 010 007 010 007 010 007 010 007 010 007 010 007 010 007 010 007 010 007 010 007 020 007 010 007 020 007 010 007 020 007 010 007 020 007 020 007 000 007 020 007 020 007 027 000 007 020 007 000 007 020 007 007 000 007 007 000 007 007 000 007 007 000 007 000 007 007 000 007 000 007 007 000 007	144700 ICRO-ASS 036747 106147 010452 071607 003342 003442 003442 003442 003442 0145107 144700	P.RTN * EMBLER RE * * * * * * * * * * * * * * * * * * *	V.A 70 JMP READ JMP JMP READ EQU READ WRTE	MESP DCNT CNDX CNDX CNDX CNDX CNDX CNDX CNDX CNDX	INC AL15 INC PASS INC DEC ALZ CNT4 NINT DEC INC INC INC PASS INC	PNM A MEU B X RJS S3 PNM PNM S5	S 3 ********** P.RTN A B X P.RTN MELOOP 2 S 3 S 3 * P A MEU S5 X	<pre>P := NEXT INSTRUCTION; START REA COMPUTE COMPUTE Museum TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA B := B + 1; INC CNTR X := X-1 IF DONE THEN BUG OUT LOOP FOR 16X TEST FOR NO INTERRUPT RESET P REGISTER FOR RESTART SERVICE INTERRUPT P := P+1 - DUMMY READ A := A+1 S5 := MAP REG WRITE DATA INTO TABLE X := X-1</pre>
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0119 0120 0121 0122 0123 0124 0125 0126 0127 0128 0129 0130 0131 0132 0133 0134 0135	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077 20100 20101 20102 20103 20104 20105 20106 20107 20100 20111	227 TE M 327 230 007 000 320 324 335 000 227 227 007 010 210 007 320 324	144700 ICRO-ASS 103342 036747 106147 010452 110225 071607 003342 04342 045107 144700 174726 106147 023212 050036 171607 003302 044142	P.RTN * EMBLER RE * * * * * * * * * * * * * * * * * * *	V.A 70 JMP READ JMP JMP READ READ EQU READ	SO818 ***** CNDX MESP DCNT CNDX CNDX CNDX CNDX RTN ICNT MESP MPCK CNDX	INC AL15 INC PASS INC DEC ALZ CNT4 NINT DEC INC INC INC PASS INC	PNM A MEU B X RJS S 3 PNM A S 5 TAB X	S 3 ********** P.RTN A B B X P.RTN MELOOP 2 S 3 S 3 * P A MEU S 5	<pre>P := NEXT INSTRUCTION; START REA COMPUTE COMPUTE</pre>
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0120 0121 0122 0123 0124 0125 0126 0127 0128 0129 0130 0131 0132 0133 0134 0135 0136 0137 0138	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077 20100 20101 20102 20103 20104 20105 20106 20107 20110 20111 20112	227 TE M 327 230 007 010 320 320 324 335 227 007 010 210 007 324 335	144700 ICRO-ASS 103342 036747 106147 010452 071607 003342 043442 003442 045107 144700 174726 106147 023212 050036 171607 003302 044142 004142	P.RTN * EMBLER RE * * * * * * * * * * * * * * * * * * *	V.A 70 ***** JMP JMP JMP JMP READ EQU READ WRTE JMP JMP JMP	MESP DCNT CNDX CNDX CNDX CNDX RTN ICNT MESP MPCK CNDX CNDX	INC AL15 INC PASS INC DEC AL2 CNT4 NINT DEC INC INC INC PASS PASS PASS INC AL2	PNM A MEU B X RJS S 3 PNM A S 5 TAB X	S 3 ********* P.RTN A B B X P.RTN MELOOP 2 MELOOP 2 S 3 S 3 * P A MEU S 5 X MM.RTN MELOOP 3	<pre>P := NEXT INSTRUCTION; START REA COMPUTE Computer Computer TEST FOR X<0 NOP FOR DCPC A := A+1 MAP REG := DATA B := B + 1; INC CNTR X := X-1 IF DONE THEN BUG OUT LOOP FOR 16X TEST FOR NO INTERRUPT P := P+1 - DUMMY READ A := A+1 S5 := MAP REG WRITE DATA INTO TABLE X := X-1 IF DONE THEN BUG OUT LOOP FOR 16X TEST FOR NO INTERRUPT</pre>
0109 0110 PAGE 0112 0113 0114 0115 0116 0117 0118 0120 0121 0122 0123 0124 0125 0126 0127 0128 0129 0130 0131 0132 0133 0134 0135 0136 0137 0138	20067 0007 F 20070 20071 20072 20073 20074 20075 20076 20077 20100 20101 20102 20103 20104 20105 20106 20107 20100 20111	227 TE M 327 230 007 010 320 320 324 335 227 007 010 210 007 324 335	144700 ICRO-ASS 103342 036747 106147 010452 110225 071607 003342 04342 045107 144700 174726 106147 023212 050036 171607 003302 044142	P.RTN * EMBLER RE * * * * * * * * * * * * * * * * * * *	V.A 70 JMP READ JMP JMP READ EQU READ WRTE JMP JMP	MESP DCNT CNDX CNDX CNDX CNDX RTN ICNT MESP MPCK CNDX CNDX	INC AL15 INC PASS INC DEC AL2 CNT4 NINT DEC INC INC PASS PASS INC AL2 CNT4	PNM A MEU B X RJS S 3 PNM A S 5 TAB X	S 3 ********** P.RTN A B B X P.RTN MELOOP 2 S 3 S 3 * P A MEU S5 X XMM.RTN MELOOP3	<pre>P := NEXT INSTRUCTION; START REA COMPUTER C</pre>

	0008 R	TE M	I CRO-ASS	EMBLER REV	7.A 7	50818				
0141 0142				*						
0142				*						
0143				*						
0145				*						
0146				*******	****	*****	*****	****	*******	* * * * * * * * * * * * * * * * * * * *
0147	20114	357	077147	XM*	IMM		CMHI	S4	8337	S4 := 001000000000000000000000000000000000
	20115	150	002762		LWF	Ll	PASS		CAB	T-BUS := A/B ; FLAG := $A/B(15)$
0149	20116	321	145042	PA.PB	JMP	CNDX	AL O	RJS	SY.US	TEST FOR PORT.A MAP
0150	20117	341	176507		IMM		LOW	L	8177	L := 1111111101111111
0151	20120	231	047147		READ		SONL	S4	S4	S4 := 001000001000000
	20121		045202	SY.US	JMP	CNDX	FLAG	RJS	XFER	TEST FOR SYSTEM MAP
	20122		076507		IMM			-	\$337	L := 111111111011111
	20123		047147		READ		SONL		S4	S4 := 00100000X0100000
	20124		046447	XFER			PASS		S 4	MEM ADDR REG := S4(7-0)
	20125		100547		IMM		LOW	CNTR	*40	CNTR := 32
	20126		036765	X FE RLOOP	READ	DCNT				DUMMY READ
	20127		036747			WEAR	PASS		MELL	FOR MEB DELETE WITH DUMMY READ
	20130	+	022452		TMD		PASS		MEU	MEM PORT REG := MEM PROG REG IF NOT DONE THEN LOOP
	20131 20132		145302	RTN*	JMP READ		CNT8	RUS	XFERLOOP	RETURN
	20132	230	036740							*****
0162							*****	****	*******	**************
	0009 R	TE M	I CRO-ASS	EMBLER RE	V.A 7	20818				
0164				*						
0165				*						
0166 0167				*						
0168				*						
0169				*******	* * * * *	*****	****	****	* * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
	20133	300	012447	XL*	JSB				INDIRECT	GET OPERAND ADDR FROM INSTR + 1
	20134		036752			MESP				SWITCH MAP STATE
0172	20135	230	036747		READ					START CROSS LOAD START CROSS LOAD
0173	20136	010	000052			MESP	PASS	CAB	TAB	CAB := DATA, RESET MAPS
0174	20137	227	174700		READ			PNM	Р	RETURN TO FETCH
0175				* * * * * * * * *	* * * * *	****	*****	* * * * *		******
	20140		012447	XS*	JSB				INDIRECT	GET OPERAND ADDR FROM INSTR + 1
	20141		036752			MESP				SWITCH MAP STATE
	20142		002036		WRTE	MPCK			CAB	
	20143		022447				PASS		MEU	RESET MAP STATE
	20144	227	174700		READ		INC	PNM	P *******	START NEXT INST READ - EXIT
0181	20145	200	012447			****	****		INDIRECT	GET OPERAND ADDR FROM INSTR + 1
	20145 20146		012 447 002512	XC*	JSB	MECD	PASS	т.	CAB	L := A/B ; SET ALTERNATE MAP
	20140	0 1 0	002012			HESP	LHOD	Ц	CAD	
+			026747		DEAD					
	20147	230	036747		READ	MEGD	DAGG	51	тав	READ REAL OPERAND
	20147 20150	230 010	001012			MESP	PASS		TAB	READ REAL OPERAND Sl := DATA, RESET MAPS
	20147 20150 20151	230 010 227	001012 174707		READ READ	MESP	INC	S1 PNM	Р	READ REAL OPERAND S1 := DATA, RESET MAPS START READ FOR NEXT INST.
0187	20147 20150 20151 20152	230 010 227 014	001012 174707 140747		READ		INC XOR			READ REAL OPERAND S1 := DATA, RESET MAPS START READ FOR NEXT INST. COMPARE DATA
0187 0188	20147 20150 20151 20152 20153	230 010 227 014 360	001012 174707 140747 001002		READ RTN	CNDX	INC XOR ALZ	PNM	Р	READ REAL OPERAND S1 := DATA, RESET MAPS START READ FOR NEXT INST. COMPARE DATA RTN-DON'T SKIP IF EQUAL
0187 0188 0189	20147 20150 20151 20152 20153 20153	230 010 227 014 360	001012 174707 140747	*****	READ RTN READ	CNDX RTN	INC XOR ALZ INC	PNM PNM	Р S 1 Р	READ REAL OPERAND S1 := DATA, RESET MAPS START READ FOR NEXT INST. COMPARE DATA PTN-DON'T SKIP IF EQUAL
0187 0188 0189 0190	20147 20150 20151 20152 20153 20154	230 010 227 014 360 227	001012 174707 140747 001002 174700		READ RTN READ	CNDX RTN	INC XOR ALZ INC	PNM PNM *****	Р S 1 Р	READ REAL OPERAND S1 := DATA, RESET MAPS START READ FOR NEXT INST. COMPARE DATA PTN-DON'T SKIP IF EQUAL P := INSTR + 2; RETURN
0187 0188 0189 0190 0191	20147 20150 20151 20152 20153 20154 20155	230 010 227 014 360 227 344	001012 174707 140747 001002 174700 016507	******* LF*	READ RTN READ ****	CNDX RTN	INC XOR ALZ INC	PNM PNM *****	P S1 P ******	READ REAL OPERAND S1 := DATA, RESET MAPS START READ FOR NEXT INST. COMPARE DATA PTN-DON'T SKIP IF EQUAL P := INSTR + 2; RETURN
0187 0188 0189 0190 0191 0192	20147 20150 20151 20152 20153 20154	230 010 227 014 360 227 344 232	001012 174707 140747 001002 174700		READ RTN READ	CNDX RTN	INC XOR ALZ INC *****	PNM PNM ***** L S4	P S1 P *********** %007	READ REAL OPERAND S1 := DATA, RESET MAPS START READ FOR NEXT INST. COMPARE DATA PTN-DON'T SKIP IF EQUAL P := INSTR + 2; RETURN ************************************
0187 0188 0189 0190 0191 0192 0193	20147 20150 20151 20152 20153 20154 20155 20156	230 010 227 014 360 227 344 232 010	001012 174707 140747 001002 174700 016507 003147		READ RTN READ ****	CNDX RTN	INC XOR ALZ INC ***** HIGH AND	PNM ***** L S 4 MEU	P S1 *********** %007 CAB	READ REAL OPERAND S1 := DATA, RESET MAPS START READ FOR NEXT INST. COMPARE DATA PTN-DON'T SKIP IF EQUAL P := INSTR + 2; RETURN ************************************

0195				* * * * * * * *	* * * * *	*****	* * * * *	* * * * *	*******	* * * * * * * * * * * * * * * * * * * *
PAGE	0010 1	RTE M	I CRO-ASS	EMBLER RE	V.A 7	60818				
0197				*						
0198				*						
0199				*						
0200				*						
0201				*						
0202				* * * * * * * *	* * * * *	* * * * *	* * * * *	* * * * *	* * * * * * * * * *	***********
0203	20161	345	001147	DJP	IMM		HIGH	S 4	%100	S4 := 0100000011111111
0204	20162	324	007307	_	JMP				JP*	-
0205				*						
0206	20163	345	005147	SJP	IMM		HIGH	S4	%102	S4 := 0100001011111111
0207	20164	324	007307		JMP			•••	JP*	
0208				*	0111				01	
0209	20165	345	007147	UJP	IMM		HIGH	54	\$103	54 := 0100001111111111
0210	20166		036747	JP*	READ				0105	
0211	20167		017377	01	JSE	IÓFF			OPGET	GET OPERAND ADDR FROM INSTR + 1
	20170		046447	JMPSTAT	001	1011	PASS	MEII	S 4	MEM STATUS IS SET HERE
	20171		133736	oniomi	READ	MPCK		P	M	CHECK TARGET ; START INST READ
	20172		036747		RTN	MECK	INC	r	-	RETURN
0215	201/2	570	030/4/	******		*****	* * * * * *			KEIUKN
	20173	345	005166	SJS	IMM		HIGH	C1	\$102	S4 := 0100001011111111
0217			007704	303		RJ30	птбп	34	3102 JS*	
0218	201/4	524	007704	*	JMP	RJ 3 0			15-	START READ ON DEF.
	20175	245	001144		T 1/1/	D 720		~ •	0100	
0220	20175	345	001144	DJS *	IMM	KJ 30	HIGH	54	\$100	S4 := 0100000011111111
0220				^	0.00				001765	
	20176	204	017077	7.0.4	ORG				20176B	!!!DO NOT MOVEINDEXED ENTRY FRO
			017377	JS*	JSB	IOFF			OPGET	GET OPERAND ADDR FROM INSTR + 1
	20177		046447				PASS	+	S4	MEM STATUS IS SET HERE
	20200		074036		WRTE	MPCK			P	WRITE RETURN ADDR AT TARGET
	20201		133707				INC	Р	М	P := TARGET ADDRESS
0226	20202	227	174700	JS*EXIT	READ	RTN	I NC	PNM	Р	P := TARGET + 1

0227	227										
P AG E	0011 R'	ТЕ МІ	CRO-ASS	EMBLER REV	V.A 76	50818					
0229				*							
0230				*							
0231				*							
0232				*							
0233				*							
0234				* * * * * * * * *	* * * * * *	*****	* * * * *	* * * * *	* * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
0235	20203	010	036752	MBF		MESP				SET ALTERNATE MAP	
0236	20204	304	012407	MBI	JSB				BYTEADJ	ADJUST FOR FULL WORD PROCESSING	
0237	20205	304	013007		JSB				X.LOOP-1	MOVE BYTES IN PAIRS	
0238	20206	010	070747				PASS		Х	ALU FLAGS := X CONDITIONS	
0239	20207	320	052142		JMP	CNDX	ALZ	RJ S	B.RESET	TEST FOR INTERRUPTED MOVE	
0240	20210	334	052202		JMP	CNDX	FLAG	RJS	B.RESET+1	TEST FOR NO ODD BYTE	
0241	20211	344	000507		IMM		HIGH	\mathbf{L}	8000	L := 000000011111111	
0242	20212	230	026747		READ		PASS		CNTR	ALO := IR(0); START DCPC READ	
0243	20213	321	150642		JMP	CNDX	AL O	RJS	*+2	TEST FOR MBI INSTRUCTION	
0244	20214	010	036752			MESP				SET ALTERNATE MAP	
0245	20215	230	006647		READ		PASS	м	А	M := SOURCE ADDRESS, RESET MAPS	
	20216		006162			Ll	PASS		А	FORM BYTE ADDRESS IN A	
	20217	014	001152			MESP	SANL	S4	TAB	S4 := AAAAAAAA00000000	
	20220	324	011507		JMP				MB*		
0249				* * * * * * * * *	* * * * * *	* * * * * *	* * * * *	* * * * *	********	* * * * * * * * * * * * * * * * * * * *	
	20221		000512	MBW	IMM	MESP	HIGH	L	\$000	SET THE OPPOSITE MAP L := BYTE MA	
	20222		012407		JSB				BYTEADJ	ADJUST FOR FULLWORD PROCESSING	
	20223	-	013647		JSB				W.LOOP-1	MOVE BYTES IN PAIRS	
	20224	010	070752			MESP	PASS		х	ALU := X; SELECT ALTERNATE MAP	
	20225	320	052142		JMP	CNDX	ALZ	RJ S	B.RESET	TEST FOR INTERRUPTED MOVE	
	20226	334	052202		JMP	CNDX	FLAG		B.RESET+1	TEST FOR NO ODD BYTE	
	20227		006647		READ	_	PASS		А	M := SOURCE ADDRESS	
	20230		006162			Ll	PASS		A	FORM BYTE ADDRESS IN A	
	20231	014	001147				SANL	S4	TAB	S4 := AAAAAAAA00000000	
0259				*					_		
	20232		010647	MB*	READ		PASS		В	M := DESTINATION ADDRESS	
	20233		010222			Ll	PASS		B	FORM FYTE ADDRESS IN B L := 0000000BBBBBBBB	
	20234		000507				AND IOR	L S4	TAB S4	L := 0000000BBBBBBBBS4 := AAAAAAABBBBBBBBBBBBBBBBBBBBBBBBBBBBB	
	20235		147147		LIDEE	NDOK		-	54 54	WRITE DATA INTO DESTINATION	
	20236 20237		046036		WRIE	MPCK	INC	A	54 A	A := A + 1	
			106147								
	20240		022447				PASS	MEU B	MEU B	RESET SELECTED MAP B $:= B + 1$	
	20241 20242		110207 144700		READ	DOWN	INC INC	PNM	Б 53	B := B + 1	
0268	20242	221	144/00	*******	*****	*****	1140			* * * * * * * * * * * * * * * * * * * *	
	20242	150	071600								
	20243		071622	B.RESET	LWF	L1	PASS		X	RESET X IN BYTES RESET SELECTED MAP	
	20244		022447		DEAD		PASS INC	PNM	MEU S 3	EXIT	
	20245		144707		READ	- 1					
	20246		006162		DUDIN		PASS		A B	RESET A FOR EVEN BYTE ADDRESS RESET B FOR EVEN BYTE ADDRESS	
	20247	3/0	010222	* * * * * * * *	RTN	Ll	PASS	B *****	D ********	**************************************	
0275	20250	010	022116							SAVE M FOR NEXT INST FETCH	
	20250		033116	BYTEADJ		CLFL Rl	PASS		M	A := SOURCE WORD ADDRESS	
	20251 20252		006164 010224			Rl	PASS		A B	B := DESTINATION WORD ADDRESS	
	20252		010224		LWF	RI	PASS		X	X := WORD COUNT. FLAG := ODD BYTE	
	20253		071624		RTN	KT.	PASS	Δ	x	SET ALU FLAGS FOR TESTING X	
0200	20234	570	0/0/4/		1/1 14		1			inter its internet	

.....

-

PAGE 0012 RTE MICRO-ASSEMBLER REV.A 760818 0282 0283 0284 0285 0286 **** 0287 ********** 0288 20255 010 036752 MWF MESP FLIP THE MAP SO IT WILL COME OUT 0289 20256 010 033107 MWT PASS S3 SAVE M FOR NEXT INST М х ALU FLAGS := X CONDITIONS 0290 20257 010 070747 PASS 0291 20260 0292 20261 Mw* TEST FOR X=0 320 014402 JMP CNDX ALZ 230 006647 X.LOOP READ PASS M INC A A A READ SOURCE WORD 0293 20262 007 106147 INCR. SOURCE ADDR.; SWITCH MAPS 0294 20263 010 010652 MESP PASS M в M.P. CHECK,M := DEST ADDR 0295 20264 010 001147 PASS S4 TAB S4 := DATA S4 B X 0296 20265 210 046036 WRTE MPCK PASS TAB WRITE DATA INTO DESTINATION INC B MESP DEC X 0297 20266 007 110207 INCREMENT DESTINATION ADDRESS 0298 20267 000 071612 DECREMENT COUNT; SWITCH MAPS 0299 20270 320 014402 JMP CNDX ALZ MW* TEST IF MOVE COMPLETE 0300 20271 335 013042 JMP CNDX NINT X.LOOP TEST FOR NO INTERRUPT 0301 20272 324 014347 MWINT JMP 0302 M X 0303 20273 010 033112 MWW MESP PASS S3 SAVE M FOR NEXT INST FETCH PASS 0304 20274 0305 20275 010 070747 T-BUS := X320 014402 JMP CNDX ALZ TEST FOR X=0MW* 0306 20276 READ SOURCE WORD 230 006647 W.LOOP А READ PASS M 0307 20277 007 106147 INC A INCREMENT SOURCE ADDRESS Α 0308 20300 010 001147 PASS S4 S4 := DATATAB M.P.CHECK; M := DEST ADDRESS WRITE DATA INTO DESTINATION 0309 20301 010 010647 PASS M в S4 0310 20302 210 046036 WRTE MPCK PASS TAB INCREMENT DESTINATION ADDRESS DECREMENT COUNT 0311 20303 007 110207 INC B DEC X B X 0312 20304 000 071607 MW* 0313 20305 320 014402 TEST IF MOVE COMPLETE JMP CNDX ALZ JMP CNDX ALZ 0314 20306 335 013702 W.LOOP TEST FOR NO INTERRUPT S 3 MEU 0315 20307 000 045107 MWINT DEC S3 SET P COUNTER FOR INTERUPT EXIT 0316 20310 010 022447 MW * PASS MEU MEU RESET SELECTED MAP; RETURN 0317 20311 227 144700 START INST FETCH; EXIT READ RTN INC PNM S3 ******* 0318 PAGE 0013 RTE MICRO-ASSEMBLER REV.A 760818 0320 0321 0322 0323 0324 0325 0326 20312 357 077147 0327 20313 324 015207 SY* IMM CMHI S4 %337 S4 := 001000000000000 MAPMOVE JMP 0328 * PA* IMM R1 CMHI S4 0329 20314 355 175164 %176 S4 := 0100000010000000 0330 20315 010 047164 PASS S4 S4 S4 := 0010000001000000 Rl 0331 20316 324 015207 JMP MAPMOVE 0332 S4 := 111111110011111 0333 20317 342 077147 \$237 PB* тмм LOW S4 L := 110111111111111 S4 := 0010000001100000 0334 20320 324 015107 JMP US*+1 * 0335 0336 ******* 0337 20321 343 077147 LOW S4 %337 S4 := 111111111011111 US* IMM 347 076507 014 147147 L := 110111111111111 0338 20322 HIGH L \$337 IMM S4 0339 20323 XOR S4 S4 := 001000000100000 MAPMOVE READ 0340 20324 230 033107 PASS S3 м S3 := M - DUMMY READ 0341 20325 010 046447 PASS MEU S4 MEM ADDR REG := S4 0342 20326 340 100547 LOW CNTR 32 IMM := 32 Р 0343 20327 010 003707 PASS P CAB := A/B 0344 20330 327 115742 MELOOP5 AL15=1 => READ MAPS JMP CNDX AL15 0345 0346 20331 227 174725 MELOOP4 READ DCNT INC PNM P READ NEXT WORD; P := P + 1 0347 20332 230 001207 PASS S5 TAB S5 := MAP DATA - DUMMY READ READ 0348 20333 P S 5 010 074047 PASS CAB A OR B := P 0349 20334 010 050452 MESP PASS MEU MAP REG := DATA 0350 20335 326 155442 JMP CNDX CNT8 RJS MELOOP4 LOOP FOR 32X 0351 20336 227 144700 READ RTN INC PNM S3 P := INSTR + 1 0352 0353 20337 227 174725 MELOOP5 READ DCNT INC PNM DEC CNTR P := P + 1 -DUMMY READ Ρ MESP PASS CAB P MESP PASS S5 MEI WRTE MPCK PASS TAB S5 0354 20340 010 074047 A OR B := P 0355 20341 010 023212 MEU S5 := MAP DATA 0356 20342 210 050036 S5 WRITE DATA INTO TABLE 0357 20343 326 155742 JMP CNDX CNT8 RJS MELOOP 5 LOOP FOR 32X P := INSTR + 1 0358 20344 227 144700 READ RTN INC PNM S3

0361 0362			*						
0363			*						
0364			*						
0365			*						
0366 0367 20345 0368 20346 0369 20347	010	012447 022447 023007	SSM	JSB		PASS	MEU	INDIRECT MEU MEU	GET OPERAND ADDR FROM INSTR + 1 SEND "STATUS" DIRECTIVE WRITE STATUS WOPD INTO MEMORY
0370 20350	210	040036	5		MPCK	PASS		51	
0371 20351 0372	324	010107		JMP				JS*EXIT	****
0373 20352	2.30	036747		READ					
374 20353		017377			TOFF			OPGET	GET STATUS WORD FROM ^.INSTR+1
375 20354	150	001222	2		L1	PASS	S 5	TAB	FLAG := STAT(15); 35(15) := STAT
376 20355	345	007147	1	IMM		HIGH	S4	%103	S4 := 010000111111111
377 20356		074647		READ		PASS	M	Р	SET M FOR SECOND OPERAND
378 20357		017377		JSB	IOFF			OPGET	GET TARGET ADDR FROM INSTR+2
379 20360		017102			CNDX	FLAG	- 4	SY.USR	TEST IF MEM WAS ON
)380 20361)381 20362		003147		IMM		HIGH	54	%101 CE	IF OFF, S4 := 0100000111111111
)382 20363		107402		READ JMP	CNDY	PASS AL15		S5 JMPSTAT	AL15 := STAT(14) -DUMMY READ TEST STAT(14) FOR USER SELECTED
383 20364		004507		IMM	CNDA	HIGF	г.	8102	IF SYS, $L := 0100001011111111$
384 20365		047147		READ		AND	5 4	s4	THEN S4 := 010000000111111111
385 20366		007407		JMP				JMPSTAT	SET STATUS OF MEM; ALSO SET P
386			******		****	* * * * *	* * * * *		*****
387 20367	340	006547	OPGET	IMM		LOW	CNTF	003B	SET COUNTER FOR MAXIMUM INDIRECT
388 20370	230	000665	5	READ	DCNT	PASS	М	TAB	M := I/A/B DEC INDIRECT CNIF
389 20371		140002		FTN	CNDX	AL-15	RJS		RETURN IF INDIRECT RESOLVED
390 20372		157402				CNJ-8	PJS	*2	CONTINUE IF IND. LEVEL <= 3
391 20373		036743		READ		1007	DIC	00000	RE-ENABLE INTERRUPT RECOGNITION
)392 20374	- 323	157342		JMP	CNDX	HOI	PJS	OPGET	TEST FOF FALT OR INTERRUPT
202 20275									
		012747	1	JMP	****	*****	* * * * *	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394			1	JMP *****	****	* * * * *	* * * * *	INDIRECT+	
1394 1395	320	012747	******	JMP	****	* * * * *	* * * * *	INDIRECT+	6 PROCESS PENDING INTEPRUPT
)394)395	320	012747	******	JMP *****	****	****	* * * * *	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS	320 S 2: 1	012747	******	JMP ****** END				INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS PAGE 0015	320 S 2: 1 RTE M	012747 NO ERRO ICRO CH	******** PRS ROSS-REFEPE	JMP ****** END	EV.18	13 77	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS PAGE 0015 SYMBOLS=00 3.RESET	320 55 2: 1 RTE M 059 R 0270	012747 NO ERRO ICRO CH EFERENC 0239	******** PRS ROSS-REFEPE CES=0001 S 0240 0254	JMP ****** END CNCE RE	EV.18 LINE	13 77	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS PAGE 0015 SYMBOLS=00 3.RESET SYTEADJ	320 S 2: 1 RTE M 059 R 0270 0276	012747 NO ERRO ICRO CH EFERENC 0239 0236	******** PRS ROSS-REFEPE CES=0001 S	JMP ****** END CNCE RE GOURCE	EV.18 LINE	13 77	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS PAGE 0015 SYMBOLS=00 BRESET SYTEADJ DJP	85 2: 1 RTE M 059 R 0270 0276 0203	012747 NO ERRO ICRO CH EFERENC 0239 0236 0069	******** PRS ROSS-REFEPE CES=0001 S 0240 0254	JMP ****** END CNCE RE GOURCE	EV.18 LINE	13 77	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS PAGE 0015 SYMBOLS=00 STEADJ SJP DJS	320 S 2: 1 RTE M 0270 0270 0276 0203 0219	012747 NO ERRO ICRO CH EFERENC 0239 0236 0069 0070	********* ROSS-REFEPE CES=0081 S 0240 0254 0251	JMP ****** END ENCE RE GOURCE 0255	EV.18 LINE	13 77	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS PAGE 0015 SYMBOLS=00 PRESET SYTEADJ JP DJS HORI	320 RTE M 0270 0276 0203 0219 0019	012747 NO ERRO ICRO CH EFERENC 0239 0236 0069 0070 **NOT	********* DRS COSS-REFEPE CES=00001 S 0240 0254 0251 REFERENCED	JMP ****** END ENCE RE GOURCE 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS PAGE 0015 SYMBOLS=00 RESET STEADJ JP JS JS JORI NDIRECT	320 RTE M 059 R 0270 0276 0203 0219 0019 0018	012747 NO ERRO ICRO CH EFERENC 0239 0236 0069 0070 **NOT 0170	********* PRS ROSS-REFEPE DES=0001 S 0240 0254 0251 REFERENCEL 0176 0182	JMP ****** END ENCE RE GOURCE 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS AGE 0015 SYMBOLS=00 ARESET SYTEADJ JP JS ORI NDIRECT MPSTAT	RTE M 059 R 0270 0276 0203 0219 0019 0018 0212	012747 NO ERRO ICRO CH EFERENC 0239 0236 0069 0070 *NOT 0170 0382	********* PRS ROSS-REFEPE CES=0001 S 0240 0254 0251 REFERENCEL 0176 0182 0385	JMP ****** END ENCE RE GOURCE 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS PAGE 0015 SYMBOLS=00 AFESET SYTEADJ DJP DJS OORI MDIRECT MPSTAT P*	320 RTE M 059 R 0270 0276 0203 0219 0019 0018	012747 NO ERRO ICRO CH EFERENC 0239 0236 0069 0070 **NOT 0170 0382 0204	********* PRS ROSS-REFEPE DES=0001 S 0240 0254 0251 REFERENCEL 0176 0182	JMP ****** END ENCE RE GOURCE 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS PAGE 0015 SYMBOLS=00 STEADJ DJP JS SORI NDIRECT MPSTAT IP*	RTE M 059 R 0270 0276 0219 0019 0018 0212 0210	012747 NO ERRO ICRO CH EFERENC 0239 0236 0069 0070 *NOT 0170 0382	********* PRS ROSS-REFEPE CES=0001 S 0240 0254 0251 REFERENCEL 0176 0182 0385	JMP ****** END ENCE RE GOURCE 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS PAGE 0015 SYMBOLS=00 3.RESET SYTEADJ JJP JJS HORI MPSTAT JP* JR* JS*	320 RTE M 059 R 0270 0276 0203 0219 0019 0019 0019 0212 0210 0210 0217	012747 NO ERRO ICRO CH EFERENC 0239 0236 0069 0070 **NOT 0170 0382 0204 0056	********* PRS ROSS-REFEPE CES=00E1 S 0240 0254 0251 REFERENCEL 0176 0182 0385 0207	JMP ****** END ENCE RE GOURCE 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS AGE 0015 SYMBOLS=00 .FESET STEADJ JJP JS OORI NDIRECT MPSTAT P* ISS S*EXIT TABL	320 RTE M 59 R 0270 0276 0203 0219 0018 0212 0210 0373 0226 0226 0043	012747 NO ERRC 0239 0236 0069 0070 **NOT 0170 0382 0204 0076 0076 0371 **NOT	********* PRS ROSS-REFEPE CES=00E1 S 0240 0254 0251 REFERENCEL 0176 0182 0385 0207	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS AGE 0015 SYMBOLS=00 PRESET SYTEADJ JP JS OORI NDIRECT MPSTAT (P* (P* (S* EXIT TABL F*	320 RTE M 059 R 0270 0276 0203 0219 0019 0018 0212 0210 C373 0222 0226 0043 0191	012747 NO ERRO ICRO CH EFERENC 0239 0236 0069 0070 **NOT 0170 0382 0204 0056 0076 0371 c066	**************************************	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS AGE 0015 SYMBOLS=00 STEADJ DJP JS ORI NDIRECT MPSTAT IP* IRS IS* EXIT IP* IRS IS* EXIT IFABL F*	320 RTE M 059 R 0270 0270 0270 0210 0019 0018 0212 0210 0210 0212 0212 0226 0043 0191 0340	012747 NO ERRC ICRO CH EFERENC 0239 0236 0069 0070 **NOT 0170 0382 0204 0056 0076 0371 **NOT C066 0327	********* PRS ROSS-REFEPE CES=00E1 S 0240 0254 0251 REFERENCEL 0176 0182 0385 0207 0217	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS AGE 0015 SYMBOLS=00 PESET SYTEADJ JJP JS JS JS JS JS SORI NDIRECT MPSTAT [P* IS* EXIT TABL F* IAPMCVE IE*	320 RTE M 0270 0276 0203 0219 0019 0018 0212 0210 0212 0212 0219 0019 0018 0212 0212 0210 0340 0340 0340	012747 NO EPRC ICRO CF EFERENC 0239 0236 0069 0070 **NOT 0170 0382 0204 0056 0371 **NOT 0032 0324 0321	**************************************	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS AGE 0015 SYMBOLS=00 .RESET SYTEADJ JJP JJS OORI NDIRECT MPSTAT P* S* S* EXIT TABL F* IAPMCVE IB*	320 RTE M 59 R 0270 0276 0203 0219 0019 0018 0212 0210 0373 0226 0043 0191 0340 0260 0235	012747 NO ERRC 0239 0236 0069 0070 0382 0204 0076 0076 0076 0077 00371 **NOT 00371 **NOT 0036 00371	**************************************	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS AGE 0015 YMBOLS=00 PESET YTEADJ JJP JJS OORI NDIRECT MPSTAT P* IS* IS*EXIT TABL F* IAPMCVE IB* IBF IBI	320 RTE M 059 R 0270 0276 0203 0219 0018 0212 0210 0373 0226 0043 0191 0340 0263 0291 0340 0263 0235 0236	012747 NO ERRC 0239 0236 0069 0070 **NOT 0170 0382 0204 0076 0076 0371 **NOT C066 0371 **NOT C066 0327 0248 0046 0045	**************************************	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT
394 395 ND OF PAS PAGE 0015 SYMBOLS=00 PRESET STEADJ JP JS OORI NDIRECT MPSTAT (P* IS* IS* EXIT TABL F* IBF IBF IBI IBI	320 RTE M 059 R 0270 0276 0203 0219 0018 0212 0210 C373 0226 0243 0191 0340 0236 6236 0236 0226	012747 NO ERRC 0239 0236 0069 0070 **NOT 0170 0382 0204 0056 0371 **NOT 0366 0327 0248 0046 0045 0045 0045	********* PRS ROSS-REFEPE CES=0061 S 0240 0254 0251 REFERENCEI 0176 0182 0385 0207 0217 REFERENCEI 0331	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTERRUPT
394 395 ND OF PAS AGE 0015 SYMBOLS=00 PESET STEADJ JP JS JS JS JS JS JS STEAT P* S* S*EXIT TABL F* IAPMCVE IB* IBF IBI IBI IBI	320 RTE M 059 R 0270 0276 0203 0219 0019 0019 0019 0018 0212 0210 0210 0210 0210 0213 0212 0210 0222 0226 0246 0240 0255 0225 0250	012747 NO ERRC ICRO CH EFERENC 0239 0236 0069 0070 **NOT 0170 0382 0204 0056 0076 0327 0248 0046 0045 0045 0045 0047 0104	********* ORS ROSS-REFEPE CES=0001 S 0240 0254 0251 REFERENCEE 0176 0182 0385 0207 0217 REFERENCEE 0331 0105	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTERRUPT
394 395 ND OF PAS AGE 0015 SYMBOLS=00 .RESET SYTEADJ JJP JS OGRI NDIRECT MPSTAT IP* IS*EXIT TABL .F* IS*EXIT TABL .F* IBF IBF IBF IBF IBF IBF IBF IBF IBF IBF	320 RTE M 0270 0276 0203 0219 0019 0018 0210 0210 0210 0212 0226 0433 0191 0226 0433 01940 0235 0235 0236 0235 0236 0236 0235 0236 0241 0340 0241 0340 0241 0340 0241 0340 0245 0240 035 035 035 035 035 035 035 03	012747 NO EPRC ICRO CF EFERENC 0239 0236 0069 0070 **NOT 0170 0382 0076 0371 **NOT 0056 0076 0371 **NOT 0069 0076 0371 **NOT 0069 0076 0371 **NOT 0069 0076 0371 **NOT 0069 0076 0	********* ORS ROSS-REFEPE CES=00E1 S 0240 0254 0251 REFERENCEL 0176 0182 0385 0207 0217 REFERENCEL 0331 0105 0126	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTERRUPT
394 395 ND OF PAS AGE 0015 SYMBOLS=00 .RESET SYTEADJ JJP JS ORI NDIRECT MPSTAT P* S* S* S* S* APMCVE BF BEI BW IFLOOP1 IELOOP3	320 RTE M 059 R 0270 0276 0203 0219 0019 0019 0019 0018 0212 0210 0210 0210 0210 0213 0212 0210 0222 0226 0246 0240 0255 0225 0250	012747 NO ERRC ICRO CH EFERENC 0239 0236 0069 0070 **NOT 0170 0382 0204 0056 0076 0327 0248 0046 0045 0045 0045 0047 0104	********* ORS ROSS-REFEPE CES=0001 S 0240 0254 0251 REFERENCEE 0176 0182 0385 0207 0217 REFERENCEE 0331 0105	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTERRUPT
394 395 ND OF PAS AGE 0015 SYMBOLS=00 PESET SYTEADJ DJS OORI MPSTAT PA SS SS SS SS SS EXIT TABL F* NAPMOVE IBF IBF IBF IBF IBI IELOOP1 IELOOP3 IELOOP4	320 RTE M 059 R 0270 0276 0203 0219 0018 0212 0226 0243 01910 0343 02120 0226 02435 6236 02507 01341 0340 0215 0210 0341 0341 0341 0343 01341 0340 0235 02360 0297 0131 0131	012747 NO ERRC ICRO CH EFERENC 0239 0236 0069 0070 **NOT 0170 0382 0076 0204 0056 0076 0327 0248 0046 0045 0046 0047 0104 0125 0137 0344	********* ORS ROSS-REFEPE CES=00E1 S 0240 0254 0251 REFERENCEL 0176 0182 0385 0207 0217 REFERENCEL 0331 0105 0126	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 5	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTERRUPT
394 395 ND OF PAS AGE 0015 YMBOLS=00 .RESET YTEADJ JP JS ORI NDIRECT MPSTAT P* S* S* S* S* EXIT TABL F* IBF IBF IBF IBF IBF IBF IECOOP1 IELOOP2 IELOOP5 IN*	320 RTE M 059 R 0270 0276 0203 0219 0019 0018 0212 0222 0220 0222 0222 0226 0443 0340 0260 0235 6236 6250 0097 0119 0131 0346 0353 0316	012747 NO ERRC ICRO CH EFERENC 0239 0236 0069 0070 **NOT 0170 0382 0076 0371 **NOT 0066 0076 0327 0248 0046 0045 0045 0045 0104 0125 0137 0350 0344 0291	**************************************	JMP ****** END CNCE RE OURCE 0255 0255	EV.18 LINE 7 03	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTERRUPT
0393 20375 0394 0394 0395 END OF PAS END OF PAS	320 RTE M D59 R 0270 0270 0203 0219 0019 0018 0210 0210 C373 0222 0240 0243 0250 0243 0243 0236 0250 0243 0210 0340 0260 0235 0236 0250 0236 0250 0346 0353	012747 NO ERRC ICRO CH EFERENC 0239 0236 0069 0070 **NOT 0170 0382 0076 0204 0056 0076 0327 0248 0046 0045 0046 0047 0104 0125 0137 0344	**************************************	JMP ****** END OURCE RE OURCE 0255 0** 0367	EV.18 LINE 7 03	13 77 5=039	1212	INDIRECT+	6 PROCESS PENDING INTEPRUPT

MWI 0289 6048 MWINT 0315 0301

Appendix G

PAGE 0016		ROSS-REFERENCE REV.1813 771212
MWW	0303 0050	
ON.OFF	0379 **NOT	REFERENCED**
OPGET P.RTN	0387 0211 0109 0118	0222 0374 0378 0392 0124
P.RTN PA*	0329 0053	0124
PA.PB	0149 **NOT	REFERENCED**
PB*	0333 0054	NDT ET ENCEP
READMAP	0130 0096	
RS*	0067 **NOT	REFERENCED * *
RTN*	0161 **NOT	REFERENCED**
RV *	0068 **NOT	
SJP	0206 0071	
SJS	0216 0072	
SSM	0367 0055	
SY*	0326 0051	
SY.US	0152 0149	
SY.USR	0381 0379	
UJP	0209 0073	
UJS	0075 **NOT	REFERENCED**
US*	0337 0052	0334
W.LOOP	0306 0252	0314
X.LCOP	0292 0237	0300
XC*	0182 0065	
XFER	0155 0152	
XFERLOOP	0157 0160	
XL*	0170 0063	
XM *	0147 0061	0.050 0.050
XMM	0085 0043	0059 0060
PAGE 0017		ROSS-REFERENCE REV.1813 771212
XMM.EXIT XMM.RTN	0106 0139 0108 0103	0136
XMM.RTN XMS	0118 0095	0130
XS*	0118 0095	
NO	01/0 0004	

PAGE 0001 FTE MICRO-ASSEMBLER REV.A 760818 0001 MICMXE,L,C END OF PASS 1: NO ERRORS												
	PAGE 0002 RTE MICRO-ASSEMBLER REV.A 760818											
0001	001 MICMXE,L,C											
0002												
0003				*****								
0004		*										
0005		*										
0006		* SCIENTIFIC	INSTRUCTION SET	MICROCODE								
0007			E AND F SERIES									
0008		*		Contro Third								
0009		* JAN. 24, 19	78									
0010		*										
0011		*										
0012		*********	******	******								
0013		FETCH EQU		00000B								
0014		HORI EQU		00006B								
0015		ORG		24000B								
0016 24000 3	25 012047	JMP		TAN								
0017 24001 3	25 041007	JMP		SQRT								
0018 24002 3	25 023047	JMP		ALOG								
0019 24003 3	25 027647	JMP		ATAN								
0020 24004 3	25 015647	JMP		COS								
	25 015747	JMP		SIN								
0022 24006 3	25 044447	JMP		EXP								
0023 24007 3	25 027207	JMP		ALOGT								
0024 24010 3	25 050147	JMP		TANH								
0025 24011 2	30 036740	READ	RTN									
0026 24012 2	30 036740	READ	RTN									
0027 24013 2	30 036740	READ	RTN									
	30 036740	READ	RTN									
	30 036740	READ										
	30 036740	READ	RTN									
0031 24017 3	25 035347	JMP		SELFTEST								

PAGE	0003 RT	CE MI	CRO-ASS	EMBI	LER REV	/.A 76	0818				
0033					******			*****	*****	*******	* * * * * * * * * * * * * * * * * * * *
0034				*							
0035				*	SUBROU	TINE	FLUN				
0036				*							
0037				*	ENTER:	в =	LOW	PART	OF FI	OATING PO	INT NUMBER
0038				*	RETURN					LOW MANTIS	
0039				*							
	24020	340	000516	FL	IN	I MM	CLFL	LOW	L	000B	L = 177400B
	24021		010164			LWF	Rl	SANL	_	в	GET EXPONENT IN A
	24022		010207			2001		AND	в	B	PUT MANTISSA IN 3
	24023		040202			RTN	CNDX	FLAG	RJS	-	RETURN IF EXP POSITIVE
	24024		000507			IMM	0.1211	LOW	L	200B	L = 177600B
	24025		106147			RTN		IOR	Ā	A	RETURN, EXTEND SIGN BIT
0046	21023	5.0	100147	*				1011			
0047				**	******	*****	*****	*****	* * * * *	********	* * * * * * * * * * * * * * * * * * * *
0048				*							
0049				*	SUBROU	ITINE	PWR 2				
0050				*	0001100						
0051				*	ENTER:	FLC	ATTNO		יווא ידנ	MBER IN BO	x
0052				*	0		TEGER			D DR 1 0 D 0	
0053				*	RETURN					P = P + 1	
0054				*	N BI O KI	•• (Л	5) =	~ -	511,	1 - 1 , 1	
	24026	306	043242	PW	D 2	JSB	CNDX	MDD	RJS	WAIT1	WAIT FOR BOX
	24027		020172	F M		030		PASS		мррв	GET A FROM BOX
	24030		002642			JMP	CNDX		'n	PDONE	EXIT IF $X = 0$
	24030		U20232			UMP		PASS	:2	MPPB	GET B FROM BOX
	24032		000516			I MM	CLFL		L	0008	L = 177400B
	24032		011024			LWF	Rl	SANL		в	31 = EXPONENT
	24033		011024			JMP		FLAG		PNEXTI	JUMP IF EXP POSTIVE
	24035		000507			IMM	CINDA	LOW	L	2008	L = 177600B
	24035		141007			1,010		IOR	sı	S1	EXTEND EXP SIGN BIT
	24030		040507	DN	EXTL			PASS		si	PUT EXPONENT IN L
	24040		064762	r N	GATI	LWF	L1	ADD	L	s11	SET NEW EXP SIGN BIT
	24040		065022						S1	s11	S1 = NEW EXP
	24041		0005022			LWF Imm	Ll	A DD LOW	L	000B	L = 177400B
0068	24042	340	000507	*		THM		LOW	Г	0000	L = 1//400B
0069				*	CHECK	FOR I	INDED		et Ob		
0070				*	CHECK	FOR	JNDER,	OVERI	LOW		
	24043	012	040753				COV	AND		S1	
	24043		002402			J MP	CNDX			PNEXT2	JUMP IF NO OVERFLOW
	24044		040747			0 MP	CNDA	SONL		SI	DOME IT NO OVERTEEN
	24045		102402			JMP	CNDX	ONES		PNEXT2	JUMP IF NO UNDEFFLOW
	24040		036754			RTN	SOV	ONLS		FREATE	OVER/UNDERFLOW RETURN
0076	24047	570	050754	*		KT N	300				OVER/ONDERFEOR RETORN
	24050	(1)	041007	54	EXT2			SANL	C I	51	S1 = 000EXP
	24050		010507	PIN	LAI4			AND	L	В	L = MAN000
	24051		140207					IOR	В	s1	B = MANEXP
	24052		174707			DEND		INC	B PNL	p p	START READ
	24053					READ		TNC	PAL	P	RETURN
0082	24034	310	036747	*		RIN					KEIUKN
	24055	010	020222		(AND)		14003	DAGG	5		CE(III)
	24055		020232	PD	ONE	DEAD	APPI	PASS		MPPB	GET B
	24056		174707 036 74 7			READ		INC	PNN	Р	START READ
0085	2403/	370	030/4/	*		RTN					RETURN
~~~~											

0087				* * *	******						
	7 ************************************										
0089	0004 R.	LE WI	ICRO-ASSE								* * * * * * * * * * * * * * * * * * * *
0090				*	*****		*****	****	****	********	*****
0091				*	SUBROU	JTINE	FMPY				
0092				*							
0093										UNULATOR	
0094 0095				*	AND RE	GIST	ERS (S	52 S3)			
0096				*							
	24060	306	043242	FMP	Y	JSB	CNDX	MPP	RJS	WAIT1	WAIT FOR BOX
	24061	340	110607			IMM		LUW	IRCM		BOX MPY OPCODE
	24062		036751				MPP2			_	START BOX
	24063		042432			-			MPPB		SEND OP1 = (S2 S3)
0101	24064	370	044432	*		RTN	MPPI	PASS	MPPB	53	RETURN
0102				*							
0104				* * *	*****	****	*****	****	*****	*******	* * * * * * * * * * * * * * * * * * * *
0105				*							
0106				*							
0107				* *	SUBROU	JTINE	WAITI	_			
0108 0109						ROB		COM		EXECUTION	
0110										EN ABORTS	
0111					ON ABO				ALL ON		
0112				*			B RES	TORE	D		
0113				*			GENER	ATE I	MP IN'	F	
0114				*							
0115	24065	240	100547	*	<b>~</b> 1	T . / M		1.00		0.4.05	<b>O</b> ( <b>m</b> ) - 3.3
	24065 24066		100547 104102	WAI	ΤL	IMM JMP	CNDX	LCW	CNTR	040B INTRT1	CNTR=32 CHECK FOR INTERRUPTS
	24067		004102	LOO	P1	RTN	CNDX				RETURN WHEN DONE
	24070		036765	200			DCNT				DECREMENT CNTR
0120	24071	366	000742			RTN	CNDX	MPP			RETURN WHEN DONE
	24072		143342			JMP		CN T8	<b>FJS</b>	LOOP1	ELSE LOOP1 32 TIMES
	24073		136154			<b>.</b>	sov		A	1700	SET A = $177778$
	24074 24075		165047			IMM		CMHI		172B	SET IRCM = MIA $00$
	24075		042607 052206				I OG	PASS	IRCM	52 S6	RESTORE B, MP INT
	24070		075707				100	DEC	P	P	SET $P = ERROR ADDR$
	24100		174707			READ		INC	PNM	P	START READ
	24101	320	000007			JMP				FETCH	RETURN
0129				*							
0130				***	*****	****	*****	*****	****	********	*******
0131 0132				*	INTER	ייסווא	ROUTT	NE			
0133				*	10158	.01.1					
0134				*	RESTO	RES A	, B, P	AND R	ETURN	S	
0135				*							
0136				*							
	24102		043342	INI	RT1	JMP		NSNG		LOOP1	RTN IF SINGLE STEP
	24103		075732				MPP1	DEC PASS	P	P	RESET BOX, SET ADDF
	24104 24105		050147 052207					PASS		S 5 S 6	RESTORE A RESTORE B
	24105		000307			JMP		1.00	2	HORI	NEETONE D
0142				*							

0143 PAGE 0005 RTE MICRO-ASSEMBLER REV.A 760818 0145 ***** 0146 0147 SUBROUTINE FSUB2 0148 0149 STARTS BOX SUB ON ACC AND (S2 S3) 0150 CNDX MPP RJS WAIT1 LOW IRCM 030B 0151 24107 306 U43242 FSUB2 JSB WAIT FOR BOX 0152 24110 340 060607 BOX SUB OPCODE IMM 010 036751 010 042432 0153 24111 0154 24112 MPP2 START BOX MPP1 PASS MPPB S2 SEND OP1 = (S2 S3)0155 24113 RTN MPP1 PASS MPPB S3 RETURN 370 044432 0156 0157 ***** **************** 0158 * 0159 * SUBROUTINE FADD * 0160 * STARTS BOX ADD ON ACC AND (S2 S3) 0161 0162 * JSB CNDX MPP RJS WAIT1 IMM LOW IRCM 010B 0163 24114 306 043242 FADD WAIT FOR BOX 340 020607 BOX ADD OPCODE 0164 24115 0165 24116 010 036751 MPP2 START BOX 0166 24117 0167 24120 010 042432 MPP1 PASS MPPB S2 SEND OP1 = (S2 S3)RETURN 370 044432 RTN MPP1 PASS MPPB S3 0168 0169 0170 0171 * SUBROUTINE FDIV7 0172 * 0173 STARTS BOX DIV ON (S7 S8) AND ACC * 0174 306 043242 FDIV7 0175 24121 JSB CNDX MPP RJS WAIT1 WAIT FOR BOX 340 150607 0176 24122 IMM LOW IRCM 064B BOX DIV OPCODE 0177 24123 010 036751 MPP2 START BOX 0178 24124 010 054432 0179 24125 370 056432 MPP1 PASS MPPB S7 SEND OP1 = (S7 S8)RTN MPP1 PASS MPPB S8 RETORN * 0180 0181 0182 0183 SUBROUTINE XSO 0184 0185 * SAVES ACC IN (S7 S8) AND STARTS ACC*ACC 0186 0187 24126 306 043242 XSQ CNDX MPP RJS WAIT1 LOW IRCM 040B JSB WAIT FOR BOX 0188 24127 BOX MPY OPCODE 340 100607 IMM 0189 24130 010 021332 MPP1 PASS S7 MPPB SAVE IN (S7 S8) 0190 24131 010 021372 MPP1 PASS S8 MPPB 0191 24132 010 036751 MPP2 START BOX 0192 24133 0193 24134 0194 24135 010 054432 SEND OP1 = (S7 S8)MPP1 PASS MPPB S7 010 056432 MPP1 PASS MPPB 58 010 U54432 MPP1 PASS MPPB S7 SEND OP2 = (S7 S8)0195 24136 370 056432 RTN MPP1 PASS MPPB S8 RETURN 0196

0107				****						
0197 DAGE	0006 -			******	*****	*****	*****	****	******	******
PAGE 0199	0006 R	re MJ	ICRU-ASS	EMBLER RE	V.A 76	0818	*****	*****	******	* * * * * * * * * * * * * * * * * * * *
0200				*						
0201				* SUBRO	UTINE	FADA	2			
0202 0203				* * CTT ADT	DOV			-		
0203				* STARI	S BUX	ADD C	DN (A	B) AN	ND (S2 S3)	
	24137	306	043242	FADA 2	JSB	CNDX	MPP	RJS	WAIT1	WAIT FOR BOX
	24140	340	000607		IMM		LOW	IRCM	000B	BOX ADD OPCODE
	24141		036751	BAB23		MPP2				START BOX
	24142 24143		006432				PASS			SEND OP1 = (A B)
	24143		010432 042432				PASS PASS			SEND OP2 = (S2 S3)
	24145		042432		RTN		PASS			$\frac{1}{1000} = \frac{1}{1000} = 1$
0212				*			11100		00	
0213				* * * * * * * *	*****	* * * * * *	*****	*****	*******	* * * * * * * * * * * * * * * * * * * *
0214				* CUPD(						
0215 0216				* SUBRC	DUTINE	FDAV	2			
0210				* START	S BOX	ס עום	DN ACO	AND	(52 53)	
0218				*		511 (			(02 00)	
	24146		043242	FDVAC2	JSB	CNDX	MPP	RJS	WAITL	WAIT FOR BOX
	24147		150607		IMM		LOW	IRCM	064B	BOX DIV OPCODE
	24150		036751			MPP2	DAGG	NDDD	<b>C D</b>	START BOX
-	24151 24152		042432 044432		RTN		PASS PASS			SEND OP1 = (S2 S3) RETURN
0 22 4	21232	570	014452	*			1		55	NDTONN'
0225				*******						
					*****	*****	****	*****	*******	******
0226				*			****	*****	********	*******
0226				* * SUBRO	OUTINE		****	*****	******	*******
0226 0227 0228				* * SUBRC *	OUTINE	VMPY				******
0226				* * SUBRC *	OUTINE	VMPY			(S9 S10)	*******
0226 0227 0228 0229 0230 0231	24153		043242	* * SUBRC *	OUTINE	VMPY	ON AC			WAIT FOR BOX
0226 0227 0228 0229 0230 0231 0231	24154	340	110607	* * SUBRC * * START	UTINE TS BOX	VMPY MPY CNDX	ON AC	C AND RJS	(S9 S10)	WAIT FOR BOX BOX MPY OPCODE
0226 0227 0228 0229 0230 0231 0232 0233	24154 24155	340 010	110607 036751	* * SUBRC * * START	UTINE IS BOX JSB	VMPY MPY CNDX MPP 2	ON ACO MPP LOW	C AND RJS IRCM	(S9 S10) WAIT1 044B	WAIT FOR BOX BOX MPY OPCODE START BOX
0226 0227 0228 0229 0230 0231 0232 0233 0233	24154 24155 24156	340 010 010	110607 036751 060432	* * SUBRC * * START	JSB IMM	VMPY MPY CNDX MPP2 MPP1	ON ACO MPP LOW PASS	C AND RJS IRCM MPPB	(S9 S10) WAIT1 044B S9	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (59 S10)
0226 0227 0228 0229 0230 0231 0232 0233 0233	24154 24155	340 010 010	110607 036751	* * SUBRC * * START	UTINE IS BOX JSB	VMPY MPY CNDX MPP2 MPP1	ON ACO MPP LOW	C AND RJS IRCM MPPB	(S9 S10) WAIT1 044B S9	WAIT FOR BOX BOX MPY OPCODE START BOX
0226 0227 0228 0229 0230 0231 0232 0233 0233 0234 0235	24154 24155 24156	340 010 010	110607 036751 060432	* SUBRC * START * START * VMPY	DUTINE TS BOX JSB IMM RTN	VMPY MPY ( CNDX MPP2 MPP1 MPP1	ON ACO MPP LOW PASS PASS	C AND RJS IRCM MPPB MPPB	(S9 S10) WAIT1 044B S9 S10	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (59 S10)
0226 0227 0228 0229 0230 0231 0232 0233 0234 0235 0236 0237 0238	24154 24155 24156	340 010 010	110607 036751 060432	* SUBRC * START * START * VMPY	DUTINE TS BOX JSB IMM RTN	VMPY MPY ( CNDX MPP2 MPP1 MPP1	ON ACO MPP LOW PASS PASS	C AND RJS IRCM MPPB MPPB	(S9 S10) WAIT1 044B S9 S10	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN
0226 0227 0228 0229 0230 0231 0232 0233 0234 0235 0236 0237 0238 0239	24154 24155 24156	340 010 010	110607 036751 060432	* SUBRC * START * VMPY * ********	DUTINE TS BOX JSB IMM RTN	VMPY MPY ( CNDX MPP2 MPP1 MPP1	ON ACO MPP LOW PASS PASS	C AND RJS IRCM MPPB MPPB	(S9 S10) WAIT1 044B S9 S10	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN
0 226 0 227 0 228 0 229 0 230 0 231 0 232 0 233 0 233 0 234 0 235 0 236 0 237 0 238 0 239 0 240	24154 24155 24156	340 010 010	110607 036751 060432	* SUBRC * STAR1 * STAR1 VMPY * ********	DUTINE IS BOX JSB IMM RTN RTN	VMPY MPY ( CNDX MPP2 MPP1 MPP1 FSUB	ON ACO MPP LOW PASS PASS	C AND RJS IRCM MPPB MPPB	(S9 S10) WAIT1 044B S9 S10	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN
0226 0227 0228 0229 0230 0231 0232 0233 0234 0235 0236 0237 0238 0239	24154 24155 24156	340 010 010	110607 036751 060432	* SUBRC * STAR1 * STAR1 VMPY * ********	DUTINE TS BOX JSB IMM RTN	VMPY MPY ( CNDX MPP2 MPP1 MPP1 FSUB	ON ACO MPP LOW PASS PASS	C AND RJS IRCM MPPB MPPB	(S9 S10) WAIT1 044B S9 S10	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN
0 226 0 227 0 228 0 229 0 230 0 231 0 232 0 233 0 234 0 235 0 236 0 237 0 238 0 239 0 240 0 241 0 242	24154 24155 24156	340 010 010 370	110607 036751 060432	* SUBRC * START * START * WMPY * ******** * SUBRC * START	DUTINE IS BOX JSB IMM RTN RTN	VMPY MPY ( CNDX MPP2 MPP1 MPP1 FSUB	ON ACO MPP LOW PASS PASS	C AND RJS IRCM MPPB MPPB *****	(S9 S10) WAIT1 044B S9 S10	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN
0 226 0 227 0 228 0 229 0 230 0 231 0 232 0 233 0 234 0 235 0 236 0 237 0 238 0 239 0 240 0 241 0 242 0 243 0 244	24154 24155 24156 24157	340 010 010 370	110607 036751 060432 062432	* SUBRC * START VMPY * ******** * SUBRC * START NEGATE	DUTINE IS BOX JSB IMM RTN RTN	VMPY MPY ( CNDX MPP2 MPP1 MPP1 FSUB	MPP LOW PASS PASS *****	C AND RJS IRCM MPPB MPPB ***** ) AND 52	(S9 S10) WAIT1 044B S9 S10	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN
0 226 0 227 0 228 0 229 0 230 0 231 0 232 0 233 0 234 0 235 0 236 0 237 0 238 0 239 0 240 0 241 0 242 0 244 0 245	24154 24155 24156 24157 24157	340 010 010 370	110607 036751 060432 062432 062432	* SUBRC * START * START * WMPY * ******** * SUBRC * START	DUTINE IS BOX JSB IMM RTN RTN	VMPY MPY ( CNDX MPP2 MPP1 MPP1 FSUB	MPP LOW PASS PASS ***** S2 S3 ZERO	C AND RJS IRCM MPPB MPPB ***** ) AND 52	(S9 S10) WAIT1 044B S9 S10	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN
0 226 0 227 0 228 0 229 0 230 0 231 0 232 0 233 0 234 0 235 0 236 0 237 0 238 0 239 0 240 0 241 0 242 0 243 0 244 0 245 0 246	24154 24155 24156 24157 24160 24161	340 010 010 370	110607 036751 060432 062432 062432	* SUBRC * START VMPY * ******** * SUBRC * START NEGATE *	DUTINE IS BOX JSB IMM RTN RTN CUTINE IS SUB	VMPY MPY ( CNDX MPP2 MPP1 MPP1 FSUB ON (	DN ACC MPP LOW PASS PASS ***** S2 S3 ZERO ZERO	C AND RJS IRCM MPPB MPPB ***** ) AND S2 S3	(S9 S10) WAIT1 044B S9 S10	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (59 S10) RETURN ************************************
0 226 0 227 0 228 0 229 0 230 0 231 0 232 0 233 0 234 0 235 0 236 0 237 0 238 0 239 0 240 0 241 0 242 0 243 0 244 0 245 0 244 0 245 0 246	24154 24155 24156 24157 24160 24161 24162	340 010 010 370 006 006 006	110607 036751 060432 062432 062432 037047 037107	* SUBRC * START VMPY * ******** * SUBRC * START NEGATE	DUTINE IS BOX JSB IMM RTN RTN DUTINE IS SUB	VMPY MPY ( CNDX MPP2 MPP1 MPP1 FSUB	DN ACC MPP LOW PASS PASS S2 S3 ZERO ZERO ZERO MPP	C AND RJS IRCM MPPB MPPB ***** ) AND S2 S3 RJS	(S9 S10) WAIT1 044B S9 S10 ACC WAIT1	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN SET (S2 S3) = 0 WAIT FOR BOX
0 226 0 227 0 228 0 229 0 230 0 231 0 232 0 233 0 234 0 235 0 236 0 237 0 238 0 239 0 240 0 241 0 242 0 243 0 244 0 245 0 244 0 245 0 247 0 248	24154 24155 24156 24157 24160 24161	340 010 010 370 006 006 306 340	110607 036751 060432 062432 062432 037047 037107 043242 050607	* SUBRC * START VMPY * ******** * SUBRC * START NEGATE *	DUTINE IS BOX JSB IMM RTN RTN CUTINE IS SUB	VMPY MPY ( CNDX MPP1 MPP1 MPP1 FSUB ON ( S CNDX	DN ACC MPP LOW PASS PASS ***** S2 S3 ZERO ZERO	C AND RJS IRCM MPPB MPPB ***** ) AND S2 S3 RJS	(S9 S10) WAIT1 044B S9 S10	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN ************************************
0 226 0 227 0 228 0 229 0 230 0 231 0 232 0 233 0 234 0 235 0 236 0 237 0 238 0 239 0 240 0 242 0 243 0 244 0 245 0 244 0 245 0 246 0 247 0 248 0 249	24154 24155 24156 24157 24160 24161 24162 24162 24163	340 010 010 370 006 006 306 340 010	110607 036751 060432 062432 062432 037047 037107	* SUBRC * START VMPY * ******** * SUBRC * START NEGATE *	DUTINE IS BOX JSB IMM RTN RTN DUTINE IS SUB	VMPY MPY ( CNDX MPP1 MPP1 ***** FSUB ON (: CNDX MPP2	DN ACC MPP LOW PASS PASS S2 S3 ZERO ZERO ZERO MPP	C AND RJS IRCM MPPB MPPB ***** ) AND S2 S3 RJS IRCM	(S9 S10) WAIT1 044B S9 S10 ********** ACC WAIT1 024B	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN SET (S2 S3) = 0 WAIT FOR BOX
0 226 0 227 0 228 0 229 0 230 0 231 0 232 0 233 0 234 0 235 0 236 0 237 0 238 0 239 0 240 0 241 0 242 0 243 0 244 0 245 0 246 0 248 0 249 0 250	24154 24155 24156 24157 24160 24161 24162 24163 24164	340 010 010 370 006 006 340 010 010	110607 036751 060432 062432 062432 037047 037107 043242 050607 036751	* SUBRC * START VMPY * ******** * SUBRC * START NEGATE *	DUTINE IS BOX JSB IMM RTN RTN DUTINE IS SUB	VMPY MPY ( CNDX MPP1 MPP1 ***** FSUB ON (: CNDX MPP2 MPP1	DN ACC MPP LOW PASS PASS ***** S2 S3 ZERO ZERO ZERO ZERO LOW	C AND RJS IRCM MPPB MPPB ***** ) AND S2 S3 RJS IRCM MPPB	(S9 S10) WAIT1 044B S9 S10 *********** ACC WAIT1 024B S2	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN ************************************
0 226 0 227 0 228 0 229 0 230 0 231 0 232 0 233 0 234 0 235 0 236 0 237 0 238 0 239 0 240 0 241 0 242 0 243 0 244 0 245 0 246 0 248 0 249 0 250	24154 24155 24156 24157 24160 24161 24162 24163 24164 24165	340 010 010 370 006 006 340 010 010	110607 036751 060432 062432 062432 037047 037107 043242 050607 036751 042432	* SUBRC * START VMPY * ******** * SUBRC * START NEGATE *	JSB JSB IMM RTN ****** DUTINE IS SUB JSB IMM	VMPY MPY ( CNDX MPP1 MPP1 ***** FSUB ON (: CNDX MPP2 MPP1	DN ACC MPP LOW PASS PASS ***** S2 S3 ZERO ZERO ZERO ZERO LOW PASS	C AND RJS IRCM MPPB MPPB ***** ) AND S2 S3 RJS IRCM MPPB	(S9 S10) WAIT1 044B S9 S10 *********** ACC WAIT1 024B S2	WAIT FOR BOX BOX MPY OPCODE START BOX SEND OP1 = (S9 S10) RETURN ************************************

0253				* * * * * * *	*****	* * * * * *	*****	*****	*******	****
PAGE	0007	RTE MI	ICRO-ASS	EMBLER R	EV.A 7	50818				
0255				* * * * * * *	*****	*****	*****	****	*******	******
0256				*						
0257					OUTINE	REDUC	CE			
0258				*						
	24167		043047	FOPI	IMM		HIGH		121B	SET (S2 S3 S4) TO 4/PI
	24170		170507		IMM		LOW	L	174B	
	24171		043047				AND	S2	S2	
	24172		003107		IMM		HIGH		301B	
	24173		156507		IMM		LOW	L	267E	
	24174		045107				AND	S3	S 3	
	24175		117147		IMM		HIGH		047B	
	24176 24177		004507		IMM		LOW	L	002B	
0268	241//	012	047147	•			AND	S4	S4	
0269				*						
	24200	340	102607	REDUCE	IMM		LOW	TROM	041B	BOX MPY OPCODE
	24201		000511	REDUCE	IMM	MPP2		L	000B	SET L = $177400B$
	24202		042432		199		PASS			SEND OP1 = (S2 S3 S4)
	24202		044432				PASS			SEND OF1 - (62 85 84)
	24204		046432				PASS			
	24205		006432				PASS			SEND OP2 = (A B)
	24206		011307				AND	S7	В	SET S7 = MAN(B)
	24207		054432			MPDI	PASS			Bur by mar(b)
	24210		011347				SANL		В	SET S8 = EXPO(B)
	24211		056432			MPP1	PASS		-	01100 0110(1)
0280	24212		003247		JSB				WAIT1	WAIT FOR BOX
0281	24213	010	021332			MPP1	PASS	S7	MPPB	SAVE IN (S7 S8 S9)
0 28 2	24214	010	021372			MPP1	PASS	S8	MPPB	
	24215		021432			MPP1	PASS	S 9	MPPB	
	24216	•••=	022607		IMM		LOW	IRCM	111B	BOX FIX OPCODE
	24217		172511		IMM	MPP2	CMLO	L	375B	SET L = 000002B
	24220		003247		JSB				WAITl	WAIT FOR BOX
	24221		020172				PASS		MPPB	SAVE INTEGER IN A
	24222		006164		LWF	Rl	PASS		A	SET FLAG = BIT0
	24223		006162			Ll	PASS		A	SET BITO = $0$
	24224		051402		JMP	CNDX	FLAG	RJS	RNXT	
	24225		006747				PASS		Α	TEST A
			111402		JMP	CNDX	AL15		RNXT	JUMP IF A < 0
	24227		006147		ENV		ADD	A	A	SET $A = A+2$
	24230 24231		042607	RNXT	IMM		LOW	IRCM	121B	BOX FLOAT OPCODE
	24231		036751			MPP2		MDDD		START BOX
	24232		006432 003247		JSB	MPPT	PASS	MPPB	A WAITl	SEND OPA = A WAIT FOR BOX
	24234		052607		IMM		LOW	TRCM	025B	BOX SUBTRACT OPCODE
	24235		036751		100	MPP2	LON	INCH	0230	START BOX
	24236		054432				PASS	MDDR	S7	SEND OP1 = $(S7 S8 S9)$
	24237		056432				PASS			-(373033)
	24240		060432		RTN		PASS			
0303	1.10	0.0	00152	*		err r	1 400			
0304				*						

0305				*******	*****	****	*****	*****	********	*****		
	0008 R	TE MI	CRO-ASSI	**************************************								
0307 0308				*******	*****	****	*****	****	*******	*****		
0309				* TANGEN	r ROUI	INE						
0310				*		1.1.0						
0311	24241	010	007213	* TAN		cov	PASS	C 5		CAVE A B FOD		
	24242		011247	TAN		CUV	PASS		A B	SAVE A, B FOR INTRT ROUTINE		
	24243		007347		JSB				FOPI	X = 4X/PI, REDUCE		
	24244 24245		115242 006164		JMP	CNDX Rl	OVFL PASS	λ	TANERR A	REDUCE ERROR SET FLAG = BITL(N)		
	24246		006764		LWF	Rl	PASS	A	A			
	24247		005307		JSB				XSQ	GET X, SQUARE		
	24250 24251		177047 146507		IMM IMM		HIGH LOW	S2 L	277B 363B	SET (S2 S3) = C4 = -4.0030956		
	24252		043047		1		AND	52	S2	4.0030930		
	24253		045107		IMM		HIGH		122B			
	24254 24255		014507 045107		IMM		LOW AND	L S3	006B S 3			
	24256		043242		JSB	CNDX		RJS	WAIT1	WAIT FOR BOX		
	24257		021432				PASS		MPPB	SAVE IN XSQ (S9 S10)		
	24260 24261		021472 004647		JSB	MPPI	PASS	510	MPPB FADD+1	Z = Z + C4		
	24262		141047		IMM		HIGH	S2	260B	SET (S2 S3) = C3 =		
	24263		016507		IMM		LOW	L	007B	-1279.5424		
	24264 24265	_	043047 045107		IMM		AND HIGH	S2	S2 122B			
	24266		054507		IMM		LOW	L	026B			
	24267		045107				AND	S 3	S3			
	24270 24271		006307 061047		JSB		PASS	c 2	FDVAC2 S9	Z = C3/Z SET (S2 S3) = XSQ		
	24272		063107				PASS		s10	3EI (32 33) - X3Q		
	24273		004607		JSB				FADD	Z = Z + XSQ		
	24274 24275		003047 150507		IMM. IMM.		HIGH LOW	S2 L	101B 164B	SET $(S2 S3) = C2 =$		
	24276		043047		Inn		AND	52	S2	.0019974806		
	24277		053107		IMM		CMHI		025B			
	24300 24301		142507		IMM		CMLO		361B			
	24301		045107 003007		JSB		NOR	S 3	S 3 Fmpy	$z = c_2 + z$		
	24303	345	027047		IMM		HIGH		113B	SET (S2 S3) = C1 =		
	24304 24305		164507 043047		IMM		LOW AND	L S2	072B S2	.146926953		
	24305		005107		IMM		CMHI	-	002B			
0350	24307		172507		IMM		CMLO		375B			
	24310 24311		045107		100		NOR	S 3	S3			
	24312		004607 055047		JSB		PASS	S2	FADD S7	Z = Z + Cl SET (S2 S3) = X		
	24313	010	057107				PASS		S8			
	24314 24315		003007 055042		JSB Jmp	CNDY	PLAC	DIC	FMPY Exitl	Z = X * Z		
0330	24515	724	055042		JMP	CADA	FLAG	K0 S	EXIII			
PAGE	0009 F	TE MI	CRO-ASS	EMBLER RE	V.A 7	50818						
0358	24316	355	177047		IMM		CMHI		17 <b>7</b> B	SET (S2 S3) = -1.0		
	24317 24320		037107 006307		JSB		ZERO	S3	FDVAC2	2 = -1/2		
	24321		003247	EXITI	JSB				WAITL	WAIT FOR BOX		
	24322		174707		READ			PNM	P	START READ		
	24323 24324		020172 020232		RTN		PASS PASS		MPPB MPPB	PUT ANSWER IN (A B) Return		
0365		370	020252	*	N.L N	eir r 1	I YOO	b	MIT D	<b>NEIO</b> M		
0366			1	*					0710			
	24325 24326		162514 140147	TANERR	IMM IMM	SOV	LOW HIGH		0713 060B	SET (A B) TO ASCII 090R		
	24327		006147		1111			A	A			
	24330		044507		IMM			L	122B			
	24331 24332		036207 075732	ERRET	IMM	MPP1	HIGH DEC	В Р	117в Р	SET P = ERROR ADDR		
0373	24333	227	174707		READ		INC	PNM	P	START READ		
	24334	372	010207	*	RTN		AND	В	В	ERROR RETURN		
0375 0376				*								

0377				*****	*******	*****	*****		********	****
PAGE	0010 R	TE MI	CRO-ASS		REV.A 7					
0379	··-· .									******
0380				*						******
0381				*						
0382				*	SINE RO	UTTNE				
0383				*	OIND NO	UTINE				
0384				*						
	24335	353	173007	COS	IMM		CMLO	<b>C</b> 1	375B	SET $J=2$
	24336		016007	000	JMP		Сньо	51	SIN+1	561 0-2
0387	• • • •			*	0.1					
0388				*						
0389	24337	006	037007	SIN			ZERO	S1		SET J=0
	24340		007213			COV			Α	SAVE A, B FOR
0391	24341		011247				PASS		В	INTRT ROUTINE
0392	24342	305	007347		JSB				FOPI	X = 4X/PI, REDUCE
0393	24343	335	122542		JMP	CNDX	OVFL		SINERR	REDUCE ERRCR
0394	24344	010	040507				PASS	L	S1	SET $L=J$
0395	24345	003	006164			Rl	ADD	Α	Α	N = (N+J)/2
0396	24346	150	007024		LWF	Rl	PASS	S 1	А	SET FLAG = $BIT1(N)$
0397	24347	305	005307		JSB				XSQ	GET X, SQUARE
0398	24350	334	060242		JMP	CNDX	FLAG	RJS	SINAG	SIN OR COS ?
0399				*						
	24351	343	127107	COSAG	IMM		LOW	S3	353B	SET (S2 S3) = CC4 =
	24352	344	012507		IMM		HIGH	L	005B	00031957
	24353		045107				AND	S 3	S 3	
	24354		131047		IMM		HIGH	S 2	254B	
	24355		164507		IMM		LOW	L	072B	
	24356		043047				AND	S2	S2	
	24357		043242		JSB	CNDX		RJS	WAIT1	WAIT FOR BOX
	24360		021432				PASS		MPPB	SAVE VSQR IN (S9 S10)
	24361		021472			MPP1	PASS	S 10	MPPB	
	24362		003047		JSB				FMPY+1	z = z * CC4
	24363		000507		IMM		HIGH	L	100B	SET (S2 S3) = CC3 =
	24364		133047		IMM		LOW	S2	355B	.015851077
	24365		043047				AND	S2	S 2	
	24366		036507		IMM		CMHI	_	017B	
	24367		157107		IMM		CMLO		367B	
	24370		045107				NOR	S3	S 3	
	24371		004607		JSB				FADD	Z = Z + CC3
	24372		006547		JSB		~~~~		VMPY	Z = Z * VSQR
	24373		142507		IMM		CMHI		261B	SET (S2 S3) = CC2 =
	24374		027047		IMM		CMLO		0138	30842483
	24375		043047				NOR	S2	S2	
	24376		045107		IMM		HIGH	S 3	0 2 2 B	
	24377		004607		JSB				FADD	Z = Z + CC2
	24400 24401	-	006547		JSB		ow		VMPY	Z = Z * VSQR
			177047		IMM		CMHI		277B	SET (S2 S3) = CC1 =
	24402		173107		IMM		CMLO	53	375B	1.0
	24403		004607		JSB				F ADD	Z = Z + CC1
042/	24404	325	022347		JMP				CKSGN	TEST SIGN OF ANSWER

PAGE 0011 RTE MIC	CRO-ASSEMBLER REV	/.A 760818			
	067047 SINAG	IMM	LOW S2	233B	SET (S2 S3) = C4 =
	150507	IMM	EIGH L	264B	000035950439
	043047		AND S2	S 2	
	002507	IMM	CMHI L	101B	
	113107	IMM	CMLO S3	345B	
	045107		NOR S3	S3	ALL FOR BOY
	043242	JSB CNDX		WAIT1 MPPB	WAIT FOR BOX SAVE VSQR IN (39 S10)
	021432 021472		PASS S9 PASS S10	MPPB	SAVE VSQR IN (55 510)
	003047	JSB MFF1	FH33 310	FMPY+1	Z = VSOR*C4
	042507	IMM	HIGH L	121B	SET (32 S3) = C3 =
	057047	IMM	LOW S2	227B	.002490001
	043047		AND S2	S2	
	110507	IMM	CMHI L	2 <b>44</b> B	
0443 24423 353	143107	IMM	CMLO S3	361B	
0444 24424 017	045107		NOR S3	S 3	
	004607	JSB		F ADD	Z = Z + C3
	006547	JSB		VMPY	Z = Z * VSQR
	132507	IMM	HIGH L	255B	SET (S2 S3) = C2 =
	043047	IMM	LOW S2	121B	0807454325
	043047		AND S2	S2 022B	
	044507	IMM	CMHI L CMLO S3	373B	
	167107	IMM	NOR S3	S 3	
	045107 004607	JSB	NOR 55	FADD	Z = Z + C2
	006547	JSB		VMPY	Z = Z * VSQR
	110507	IMM	CMHI L	144B	SET (S2 S3) = C1 =
	017047	IMM	CMLO S2	207B	.78539816
	043047	1	NOR S2	S2	
	045107	IMM	CMHI S3	0 22B	
	004607	JSB		F ADD	Z = Z + C <b>1</b>
0460 24444 010	055047		PASS S2	s7	SET (S2 S3) = V
	057107		PASS S3	S8	
	003007	JSB		FMPY	$Z = Z \star V$
0463	*		2100	<b>a</b> 1	mpom otoh
	040747 CKSGN		PASS	Sl EXTEL	TEST SIGN EXIT IF BIT2(N) = 1
	155042		ALO RJS	EXIT1 NEGATE	Z = -Z
	007007 015047	JSB JMP		EXITI	EXIT ROUTINE
0467 24452 325	*	JMP		DAILT	EATT ROOTINE
0468	*				
	140514 SINERR	IMM SOV	HIGH L	060B	SET (A B) TO
	152147	IMM SOV	LOW A	065B	ASCII 050R
	006147		AND A	A	
	036507	IMM	HIGH L	117B	
	044207	IMM	LOW B	122B	
	015507	JMP		ERRET	ERROR RETURN
0476	*				
0477	*				

0478				*****	******	*****	*****	*****	*******	*****
PAGE	0012 R	TE MI	ICRO-ASS	EMBLER	REV.A 7	50818				
0480							*****	*****	*******	* * * * * * * * * * * * * * * * * * * *
0481				*						
0482				*	NATURAL	LOGA	RITHM	ROUTI	INE	
0483				*						
0484	24461	010	011253	ALOG		COV	PASS	S6	В	SAVE A, B FOR
0485	24462	010	007207				PASS	S 5	A	INTRT ROUTINE
	24463		026702		JMP	CNDX	ALZ		LOGERR	ERROR IF $X = 0$
	24464		126702		JMP	CNDX	AL 15		LOGERR	ERROF IF $X < 0$
	24465		001007		JSB				FLUN	UNPACK MANT AND EXP
+	24466		062507		IMM		CMHI	L	331B	TEST FOR BITS 14-7
	24467		050747				ADD		S 5	OF $X > 264B$
	24470		123602		JMP	CNDX	AL 15		LGNXT	JUMP IF GREATER
	24471		006147				DEC	Ą	A	DECREMENT EXPO(X)
	24472		110207				INC	B	В	SET EXPO(MAN( $X$ )) = 1
	24473 24474		110207	T CNV T	T.414		INC	B	В 120В	BOX FLOAT OPCODE
	24474		040607 177051	LGNXT	IMM IMM	MDD2	LOW CMHI		277B	SET $(S2 S3) = 1.0$
	24475		006432		Imm			52 MPPB		SEND OP1 = EXPO( $X$ )
	24470		006432			MPPI	PASS		A S5	SEND OPT = EXPO(X) SET (A B) = MAN(X)
	24500		173107		IMM		CMLO		375B	SEI (R B) = MRG(R)
	24501		043242		JSB	CNDX		RJS	WAIT1	WAIT FOR BOX
	24502		021032		035		PASS		MPPB	SAVE CHAR IN (S1 S11)
	24503		021032				PASS		MPPB	SAVE CHAR IN (SI SII)
	24504		040607		IMM		LOW		0 20 B	BOX SUB OPCODE
	24505		006047		JSB		HOW	INCH	BAB23	Z = MAN(X) - 1.0
	24506		003247		JSB				WAITI	WAIT FOR BOX
	24507		021332			MPP1	PASS	S7	MPPB	SAVE IN Y (S7 S8)
	24510		021372				PASS		MPPB	
0508	24511		006007		JSB				F ADA2+1	Z = MAN(X) + 1.0
0509	24512	305	005047		JSB				FDIV7	Z = Z/Y
0510	24513	305	003247		JSB				WAITI	WAIT FOR BOX
0511	24514	010	021432			MPP1	PASS	S9	MPPB	SAVE IN W (S9 S10)
0512	24515	010	021472			MPP1	PASS	310	MPPB	
	24516		130607		IMM		LOW	IRCM	054B	BOX Z*Z OPCODE
	24517	345	125051		IMM	MPP 2	HIGH	S2	152B	START BOX
	24520		020507		IMM		LOW	L	0103	SET (S2 S3) = C =
	24521		043047				AND	S2	S 2	1.6567626301
	24522		115107		IMM		HIGH		1463	
	24523		004507		IMM		LOW	L	002B	
	24524		045107		7.00		AND	S3	S3	7 - 7 - C
	24525		004347		JSB				FSUB2	Z = Z - C
	24526		126507		IMM		HIGH		253B	SET (S2 S3) = MB =
	24527 24530		015047 043047		IMM		LOW AND	S2 S2	206B S2	-2.6398577035
	24530				тим					
	24531		023107 010507		IMM IMM		H IGH LOW	53 L	111B 00 <b>4</b> B	
	24533		045107		T14161		AND	53	S 3	
	24534		006307		JSB		A ND		FDVAC2	Z = MB/Z
	24535		044507		IMM		HIGH	T.	122B	SET (S2 S3) = A =
	24536		141047		IMM		LOW	52	260B	1.2920070987
	24537		043047		1.1.1.1		AND	S2	S2	1.1.2.2.0070907
	24540		177107		IMM		HIGH		077B	
	24541		004507		IMM		LOW	L	002B	
	24542		045107				AND	<b>s</b> 3	S 3	
0.000	24042	012	043107							

PAGE	0013 R	re Mi	CRO-ASS	EMBLER RE	V.A 7	60818				
0535	24543	305	004607		JSB				F ADD	Z = Z + A
0536	24544	305	006547		JSB				VMPY	$\mathbf{Z} = \mathbf{Z} \star \mathbf{W}$
0537	24545	010	041047				PASS	S2	Sl	SET (S2 S3) = CHAR
0538	24546	010	065107				PASS	S3	511	•
0539	24547	305	004607		JSB				F ADD	Z = Z + C H A R
	24550	355	060507		IMM		CMHI	L	130B	SET (S2 S3) = LE2 =
0541	24551	352	163047		IMM		CMLO	S2	271B	.6931471806
0542	24552	017	043047				NOR	52	S2	
0543	24553	357	147116		IMM	CLFL	CMHI	S 3	363B	
0544	24554	305	003007		JSB				FMPY	$\mathbf{Z} = \mathbf{Z} \star \mathbf{L} \mathbf{E} 2$
	24555	325	015047		JMP				EXIT1	EXIT ROUTINE
0546		• - •		*						
0547				*						
0548	24556	344	140514	LOGERR	IMM	SOV	HIGH	L	0 <b>60</b> B	SET (A B) TO
0549	24557	340	144157		IMM	STFL	LOW	А	062B	ASCII 02UN
0550	24560	012	006147				AND	A	A	
0551	24561	345	052507		IMM		HIGH	L	125B	
0552	24562	341	034207		IMM		LOW	в	116E	
0553	24563	325	015507		JMP				ERRET	ERROR RETURN
0554				*						
0555				*						
0555 0556				* ******	****	*****	* * * * * *	****	*****	****
				* ******** *	****	****	* * * * * *	****	******	****
0556				* * * * * * * * * * * *	****	****	* * * * * *	****	******	****
0556 0557				*	*****	*****	***** INE	****	******	****
0556 0557 0558				*	***** N LOG	ROUT	***** INE	****	******	****
0556 0557 0558 0559 0560	24564	305	023047	* * COMMO	***** N LOG JSB	ROUT	***** INE	****	**************************************	COMPUTE LN(X)
0556 0557 0558 0559 0560 0561	24564 24565		0 2 3 0 4 7 0 2 3 0 4 2	* * COMMO *			****** INE Flag	****	ALOG	COMPUTE LN(X) ERROR RETURN
0556 0557 0558 0559 0560 0561				* * COMMO *	JSB			****	ALOG	ERROR RETURN
0556 0557 0558 0559 0560 0561 0562 0563		374		* * Commo * Alogt	JSB		FLAG	**** P	ALOG P	ERROR RETURN SET RETURN ADDRESS
0556 0557 0558 0559 0560 0561 0562 0563 0564	24565	374 000	023042	* * Commo * Alogt	JSB		FLAG			ERROR RETURN SET RETURN ADDRESS SET (S2 S3) = LOG(E) =
0556 0557 0558 0559 0560 0561 0562 0563 0564 0565	24565 24566	374 000 355	023042	* * Commo * Alogt	JSB RTN		FLAG DEC	L 52	P 157B 055B	ERROR RETURN SET RETURN ADDRESS
0556 0557 0558 0559 0560 0561 0562 0563 0564 0565 0566	24565 24566 24567	374 000 355 350	023042 075707 136507	* * Commo * Alogt	JSB RTN IMM		FLAG DEC CMHI	L 52	Р 157В	ERROR RETURN SET RETURN ADDRESS SET (S2 S3) = LOG(E) =
0556 0557 0558 0559 0560 0561 0562 0563 0564 0565 0566 0567	24565 24566 24567 24570	374 000 355 350 017	023042 075707 136507 133047	* * Commo * Alogt	JSB RTN IMM		FLAG DEC CMHI CMLO	L S2 S2	P 157B 055B	ERROR RETURN SET RETURN ADDRESS SET (S2 S3) = LOG(E) =
0556 0557 0558 0559 0560 0561 0562 0563 0564 0565 0566 0567 0568	24565 24566 24567 24570 24571	374 000 355 350 017 347	023042 075707 136507 133047 043047	* * Commo * Alogt	JSB RTN IMM IMM		FLAG DEC CMHI CMLO NOR	L S2 S2	P 157B 055B S2 354B FMPY+1	ERROR RETURN SET RETURN ADDRESS SET (S2 S3) = LOG(E) = .43429228
0556 0557 0558 0559 0560 0561 0562 0563 0564 0565 0566 0567 0568 0569	24565 24566 24567 24570 24571 24572	374 000 355 350 017 347 305	023042 075707 136507 133047 043047 131107	* * Commo * Alogt	JSB RTN IMM IMM		FLAG DEC CMHI CMLO NOR	L S2 S2	P 157B 055B S2 35 <b>4</b> B	ERROR RETURN SET RETURN ADDRESS SET (S2 S3) = LOG(E) =
0556 0557 0558 0559 0560 0561 0562 0563 0564 0565 0566 0567 0568 0569	24565 24566 24567 24570 24571 24572 24573 24573	374 000 355 350 017 347 305	023042 075707 136507 133047 043047 131107 003047	* * Commo * Alogt	JSB RTN IMM IMM JSB		FLAG DEC CMHI CMLO NOR	L S2 S2	P 157B 055B S2 354B FMPY+1	ERROR RETURN SET RETURN ADDRESS SET (S2 S3) = LOG(E) = .43429228
0556 0557 0558 0559 0560 0561 0562 0563 0564 0565 0566 0567 0568 0569 0570	24565 24566 24567 24570 24571 24572 24573 24574	374 000 355 350 017 347 305	023042 075707 136507 133047 043047 131107 003047	* Commo * Alogt *	JSB RTN IMM IMM JSB		FLAG DEC CMHI CMLO NOR	L S2 S2	P 157B 055B S2 354B FMPY+1	ERROR RETURN SET RETURN ADDRESS SET (S2 S3) = LOG(E) = .43429228
0556 0557 0558 0559 0560 0561 0562 0563 0564 0565 0566 0567 0568 0569 0570 0571	24565 24566 24567 24570 24571 24572 24573 24573	374 000 355 350 017 347 305	023042 075707 136507 133047 043047 131107 003047	* Commo * Alogt *	JSB RTN IMM IMM JSB JMP	CNDX	FLAG DEC CMHI CMLO NOR HIGH	L S 2 S 2 S 3	P 157B 055B S2 354B FMPY+1 EXIT1	ERROR RETURN SET RETURN ADDRESS SET (S2 S3) = LOG(E) = .43429228

PAGE	0014 R	ге мі	CRO-ASSI	EMBLER	REV.A 70	50818				
0575					******	*****	*****	*****	********	* * * * * * * * * * * * * * * * * * * *
0576				*						
0577				*	ARCTANG	ENT FO	OUTINE	2		
0578				*						
0579								T D 014	0.0.05	BOX ADD ODCODE
	24575	-	000607	ATAN	I MM	- 1	LOW	IRCM		BOX ADD OPCODE SET FLAG = BITO(B)
	24576		010764		LWF	Rl	PASS		B	
	24577		011253			COV	PASS		в	SAVE A,B FOR INTRT ROUTINE
	24600		007207		7.40	CHEV	PASS	55	A	RETURN ZERO IF $X = 0$
	24601		035202		JMP	CNDX			ZERO1	JUMP IF ABS(X) $< .5$
	24602		030242		JMP	CNDX		D 1 C	POS POS	JUMP IF $ABS(X) < .J$ JUMP IF X > 0
	24603		170242		JMP	CNDX	AL15			BOX SUBTRACT OPCODE
	24604		040607	DOC	IMM	MDDO	LCW ZERO		020B	SET S2 = $0$
	24605		037051	POS				MPPB	<b>a</b> 2	SEND OP1 = $0$
	24606		042432					MPPB		SEND OFI - 0
	24607		042432					MPPB		SEND OP2 = (A B)
	24610 24611		006432					MPPB		SEND OF Z = (R D)
			010432		TMD	CNDX		MPPD	ATAN3	JUMP IF ABS(X) < .5
	24612		032042		JMP	CNDA	HIGH	c 1	144B	SET (S1 S11) = $PI/4$
	24613		111007		IMM IMM		LON	51 L	207B	5EI (51 5II) - II/ I
	24614		016507		IMM		AND	s1	S1	
	24615 24616		041007 045507		IMM		CMHI		022B	
	24616		177047		IMM		CMHI		277B	SET (S2 S3) = 1.0
	24617		173107		IMM		CMLO		3758	561 (52 55) 1.0
	24620		006507		IMM		CMLO		003B	SET L = 000374B
	24621		010747		1 (11)		AND	L	B	TEST EXPO(X)
	24623		031402		JMP	CNDX			ATAN1	JUMP IF ABS(X) < 2
	24624		165507		OMP	CH DA	INC	<b>S</b> 11	s11	SET $(S1 S11) = PI/2$
	24625	-	165507				INC	511	s11	
	24626		006307		J SB				FDVAC2	X = 1/X
	24627		032047		JMP				AT AN 3	CONTINUE
	24630		043242	ATAN1		CNDX	MPP	RJS	WAIT1	WAIT FOR BOX
	24631		020172		0.00	-	PASS		MPPB	SAVE X IN (A B)
	24632	_	020232				PASS		MPPB	
0610	24633	305	007147		JSB				FSUB+1	z = 1 - x
0611	24634		003247		JSB				WAIT1	WAIT FOR BOX
0612	24635	010	021332			MPP1	PASS	S7	мррв	SAVE (1-X) IN (S7 S8)
	24636		021372				PASS		MPPB	
	24637		006007		JSB				FADA2+1	z = 1 + x
	24640		005047		JSB				FDIV7	Z = (1-X)/(1+X)
	24641		003247	ATAN 3					WAITL	WAIT FOR EOX
	24642		021332			MPP1	PASS	37	MPPB	SAVE NEW X IN (S7 S8)
	24643		021372				PASS		MPPB	
0619	24644	340	130613		IMM	COV	LOW	IRCM	0548	BOX Z*Z OPCODE
0620	24645	345	001051		IMM	MPP2	H I GH	S 2	100B	SET (32 S3) = C4 =
0621	24646	342	136507		IMM		LOW	L	257B	2.0214656
0622	24647	012	043047				AND	S2	52	
0623	24650	347	063107		IMM		HIGH	S 3	331B	
0624	24651	340	010507		IMM		LOW	L	U04B	
0625	24652	012	045107				AND	S 3	S 3	

1) 10 10	0015 05		000 1000			0010				
	24653		043242	MBLER REV		CNDX	MDD	RJS	WAIT1	WAIT FOR BOX
	24055		043242			MPP1			MPPB	SAVE XSỹ IN (39 Sl0)
	24655		021472			MPP1			MPPB	
	24656	305	004647		JSB				F ADD +1	Z = Z + C4
	24657		151047		IMM		HIGH	_	264B	SET (S2 S3) = C3 =
	24660		144507		IMM			L	062B S2	-4.7376165
	24661 24662		043047 157107		IMM		AND HIGH		2678	
	24662		014507		IMM			L	006B	
	24664		045107					s 3	S 3	
	24665		006307		JSB				F DV AC 2	Z = C3/Z
0638	24666	010	<b>U61047</b>				PASS		S 9	SET $(32 S3) = XSQ$
	24667		063107				PASS		S10	
	24670		004607		JSB		UTCU		FADD 117B	Z = Z + XSQ SET (S2 S3) = C2 =
	24671 24672		037047 010507		IMM IMM		HIGH LOW		007B	.154357652
	24672		043047		Tura			s2	s 2	• • • • • • • • • • • •
	24674		157107		IMM		CMHI	S3	367B	
0645	24675	353	172507		IMM		CMLO		375B	
	24676		045107				NOR	S 3	S3	z = C2 * z
	24677		003007		JSB		HIGH	<b>c</b> 2	FMPY 1278	$Z = C_2 + Z_2$ SET (S2 S3) = C1 =
	24700		057047		IMM IMM		LOw	52 L	047B	1.3617611
	24701 24702		116507 043047		THH		AND	52	S2	
	24702		061107		IMM		HIGH		0 <b>3</b> 0B	
	24704		004507		IMM		LOW	L	0 0 2B	
	24705	012	045107				AND	S3	S 3	_
	24706		004607		JSB				FADD	Z = C1 + Z
	24707		005047		JSB	ONDY	DI NC		FDIV7	Z = X/Z EXIT IF ABS(X) < .5
	24710		034742		ĴМР	CNDX	FLAG PASS	c 2	EXIT2 Sl	SET $(S2 S3) = PI/N$
	24711 24712		041047 065107				PASS	_	s11	561 (62 53) 11/4
	24713		004347		JSB				FSUB2	Z = Z - PI/N
	24714		050747				PASS		S 5	TEST MAN(X)
0661	24715	327	134742		JMP	CNDX	AL 15		EXIT 2	EXIT IF $X < 0$
	24716	305	007007		JSB				NEGATE	z = -z
0663				*						WAIT FOR BOX
	24717		003247	EXIT2	JSB		DEC	Р	WAIT1 P	SET RETURN ADDR
	24720 24721		075707 174707		READ		INC	PNM	P	START READ
	24722		020172		RUAD		PASS		MPPB	SAVE ANS IN (A B)
	24723		020232		RTN	MPPl	PASS	в	MPPB	RETURN
0669				*						
0670				*			_	_	_	
	24724		075707	ZEROl			DEC	P	P P	SET RETURN ADDR START READ
	24725		174707 036747		READ RTN		INC	PNM	P	RETURN
0674		370	030/4/	*	KT N					
0675				*						
0676				******	****	****	****	*****	*******	****
PAGE	0016 F	TE M	II CRO -ASS	EMBLER RE	V.A 7	60818				
0678				*******	****	****	****	****	******	*****
0679				*						
0680				* SFLF-		DOUMT	NE			
0681				* SELF-	TEST	FOOTI	NE			
0683				*						
	24727	376	000742	SELFTEST	RTN	CNDX	NSNG			RETURN IF NOT SNGL STEP
	5 24730		076347		IMM				337B	TURN ON "S" DSPI LED
	5 24731		5 167747		IMM		CMHI		173B	SET S = 102001B
	7 24732		177747				INC		S	SEND TO PANEL
	3 24733		076307		тмм		CMHI	DSPL	, S 2 <b>77</b> В	SET $(A B) = 4.0$
	9 2473 <b>4</b> 0 24735		5 176147 3 162207		IMM IMM		CMLC		371B	
	1 24736		5 041007		JSB			-	SORT	CALCULATE SQRT(4)
	2 24737		7 177747				INC	S	S	SET S = 1020023
0693	3 24740	33	5 136442		JMP	CNDX	OVFI		DISPLAY	JUMP IF OVERFLOW
	4 24741		5 176507		IMM		CMHI	Ĺ	2773	CHECK ANSWER
	5 24742		106747		714 5	CHER	XOR	D 1 C	A DICDLAV	JUMP IF A WRONG
	6 24743 7 24744		076442		JMP IMM	CND	CMLC		DISPLAY 373B	GOUL IL P MRONG
	7 24744 8 24745		3 166507 4 110747		T 6161		XOR		З735 В	
	5 24745 9 24746		J U76442		J MP	CND	ALZ		DISPLAY	JUMP IF B WRONG
	0 24747		3 000507		IMM		CMLC		300B	
	1 24750		0 177747				IOR	S	S	SET S = 102077B
					70011		DACO	DCDI	C	SEND TO PANEL, PETURN
070	2 24751	37	0 U76307	DISPLAY	RTN		PAD	5 DSPI		SEND TO TRADE, DEFENS
070 070	2 2 <b>4751</b> 3	37	0 076307	*	RTN		F NO.	5 DSFI		BEND TO TRADE , DECK
070	2 2 <b>4751</b> 3	37	0 076307		RTN		r hol	5 DSF1		

0 - 0 -										
0705		_		* * * * *	******	*****	*****	****	******	* * * * * * * * * * * * * * * * * * * *
	0017 R	re Mi	CRO-ASS		REV.A 7					
0707 0708				*****	******	** * * * *	*****	****	*******	******
0709				*						
0710				*	RESE	RVED	ENTRY	POINT	s	
0711				*	1.000			FOIN	5	
0712				*						
0713					ORG				25000B	
	25000		036740		READ	RTN				
	25001		036740		READ					
	25002		036740		READ					
	25003		036740		READ					
	25004 25005		036740 036740		READ READ					
	25005		036740		READ					
	25007		036740		READ					
	25010		036740		READ					
0723	25011		036740		READ					
0724	25012	230	036740		READ	RTN				
	25013	230	036740		READ	RTN				
	25014		036740		READ					
	25015		036740		READ					
	25016 25017		036740 036740		READ					
0730	23017	200	050740	*	READ	K I N				
0731				*						
0732				*****	*******	*****	*****	****	******	*****
PAGE	0018 R	TE MI	CRO-ASS	EMBLER	REV.A 7					
0734				*****	*******	*****	*****	****	*******	*****
0735				*				_		
0736 0737				*	SQUARE	ROOT	ROUTIN	E		
	250 20	010	011253			0017	DACC	<b>.</b>	P	CAVE A D FOD
	25020		007207	SQRT		cov	PASS		B A	SAVE A,B FOR INTRT ROUTINE
	25022		013442		JMP	CNDX		33	EXIT3	EXIT IF $X = 0$
	250 23		104142		JMP	CNDX			SORERR	ERROR IF $X < 0$
0742	25024		001007		JSB				FLUN	UNPACK EXP AND MAN
0743	25025	150	006762		LWF	L1	PASS		Α	ARITHMETIC SHIFT
0744	25026	1 5 0	007504							
		120	007524		LWF	Rl	PASS	S11	Α	A-REG RIGHT
	25027		10 220 2		LWF JMP	R1 CNDX		S11	A OD D	A-REG RIGHT JUMP IF EXP ODD
0746	25027	321	102202	*			AL0		ODD	JUMP IF EXP ODD
0746 0747	25027 25030	321 010	102202 050147	* Even	JMP		AL 0 P ASS	A	ODD S 5	JUMP IF EXP ODD RESTORE A
0746 0747 0748	25027 25030 25031	321 010 345	102202 050147 027047		J MP I MM		ALO PASS HIGH	A S 2	ODD S 5 113B	JUMP IF EXP ODD Restore A Set (S2 S3) = A2 =
0746 0747 0748 0749	25027 25030 25031 25032	321 010 345 342	102202 050147 027047 024507		JMP		AL0 PASS HIGH LOW	A S2 L	ODD S 5 113B 212B	JUMP IF EXP ODD RESTORE A
0746 0747 0748 0749 0750	25027 25030 25031	321 010 345 342 012	102202 050147 027047 024507 043047		JMP IMM IMM		AL0 PASS HIGH LOW AND	A S 2 L S 2	ODD S 5 113B 212B S2	JUMP IF EXP ODD Restore A Set (S2 S3) = A2 =
0746 0747 0748 0749 0750 0751	25027 25030 25031 25032 25033	321 010 345 342 012 356	102202 050147 027047 024507		J MP I MM		AL0 PASS HIGH LOW AND CMHI	A S2 L S2 S3	ODD S 5 113B 212B	JUMP IF EXP ODD Restore A Set (S2 S3) = A2 =
0746 0747 0748 0749 0750 0751 0752	25027 25030 25031 25032 25033 25034	321 010 345 342 012 356 340	102202 050147 027047 024507 043047 041107		JMP IMM IMM IMM		AL0 PASS HIGH LOW AND CMHI	A S2 L S2 S3	ODD S 5 113B 212B S2 220B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621
0746 0747 0748 0749 0750 0751 0752 0753 0754	25027 25030 25031 25032 25033 25034 25035 25036 25037	321 010 345 342 012 356 340 305	102202 050147 027047 024507 043047 041107 100607		JMP IMM IMM IMM		AL0 PASS HIGH LOW AND CMHI	A S2 L S2 S3 IRCM	ODD S 5 113B 212B S2 220B 040B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE
0746 0747 0748 0749 0750 0751 0752 0753 0754 0755	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040	321 010 345 342 012 356 340 305 345 343	102202 050147 027047 043047 041107 100607 006047 125047 050507		JMP IMM IMM IMM JSB		AL0 PASS HIGH LOW AND CMHI LOW HIGH LOW	A S2 L S2 S3 IRCM S2 L	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2
0746 0747 0748 0749 0750 0751 0752 0753 0754 0755 0756	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041	321 010 345 342 012 356 340 305 345 343 012	102202 050147 027047 024507 043047 041107 100607 006047 125047 050507 043047		JMP IMM IMM IMM JSB IMM IMM		AL0 PASS HIGH LOW AND CMHI LOW HIGH LOW AND	A S2 L S3 IRCM S2 L S2	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 =
0746 0747 0748 0749 0750 0751 0752 0753 0754 0755 0756 0757	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042	321 010 345 342 012 356 340 305 345 343 012 346	102202 050147 027047 024507 043047 041107 100607 06047 125047 050507 043047 131107		JMP IMM IMM IMM JSB IMM IMM		AL0 PASS HIGH LOW AND CMHI LOW HIGH LOW	A S2 L S3 IRCM S2 L S2	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076
0746 0747 0748 0749 0750 0751 0752 0753 0754 0755 0756 0757 0758	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041	321 010 345 342 012 356 340 305 345 343 012 346	102202 050147 027047 024507 043047 041107 100607 006047 125047 050507 043047		JMP IMM IMM IMM JSB IMM IMM		AL0 PASS HIGH LOW AND CMHI LOW HIGH LOW AND	A S2 L S3 IRCM S2 L S2	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 =
0746 0747 0748 0749 0750 0751 0755 0755 0756 0755 0755 0758 0758	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043	321 010 345 342 012 356 340 305 345 343 012 346 325	102202 050147 027047 024507 043047 041107 100607 006047 125047 050507 043047 131107 043047	EVEN	JMP IMM IMM IMM JSB IMM IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH HIGH	A S2 L S2 S3 IRCM S2 L S2 S3	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE
0746 0747 0748 0749 0750 0751 0752 0753 0754 0755 0756 0757 0758 0759 0760	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044	321 010 345 342 012 356 340 305 345 343 012 346 325 010	102202 050147 027047 024507 043047 041107 100607 006047 125047 050507 043047 131107 043047	EVEN	JMP IMM IMM IMM JSB IMM IMM IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH PASS	A S2 L S2 S3 IRCM S2 L S2 S3 A	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5	JUMP IF EXP ODD RESTORE A SET $(S2 S3) = A2 =$ .5901621 EOX MPY OPCODE Z = F*A2 SET $(S2 S3) = B2 =$ .4173076 CONTINUE RESTORE A
0746 0747 0748 0749 0750 0751 0752 0753 0755 0756 0755 0756 0757 0758 0759 0760 0761	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043	321 010 345 342 012 356 340 305 345 345 345 345 325 010 345	102202 050147 027047 024507 043047 041107 100607 006047 125047 050507 043047 131107 043047	EVEN	JMP IMM IMM IMM JSB IMM IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH	A S2 L S2 S3 IRCM S2 L S2 S3 A	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE
0746 0747 0748 0749 0750 0751 0752 0755 0756 0755 0756 0757 0758 0759 0760 0761 0762 0763	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25047	321 010 345 342 012 356 340 305 345 343 012 346 325 010 345 343 012	102202 050147 027047 043047 04107 100607 006047 125047 050507 043047 131107 043047 125047 050147 125047 050507 043047	EVEN	JMP IMM IMM JSB IMM IMM JMP IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW HIGH PASS HIGH LOW	A S2 L S2 S3 IRCM S2 L S2 S3 A S2	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5 152B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 =
0746 0747 0748 0750 0751 0752 0753 0754 0755 0756 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25047 25050	321 010 345 342 012 356 340 305 345 343 012 346 325 010 345 343 012 355	102202 050147 027047 024507 043047 041107 100607 006047 125047 043047 131107 043047 050147 125047 050507 043047 045107	EVEN	JMP IMM IMM JSB IMM IMM JMP IMM IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH HIGH PASS HIGH LOW AND CMHI	A S2 L S3 IRCM S2 L S2 S3 A S2 L S2 S3	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S5 152B 324B S2 152B 324B S2 122B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152
0746 0747 0748 0750 0751 0752 0753 0754 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764 0765	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25047 25050 25051	321 010 345 342 012 356 340 305 345 343 012 345 343 010 345 343 010 345 343	102202 050147 027047 024507 043047 041107 100607 125047 050507 043047 131107 050147 125047 050507 043047 045107 100607	EVEN	JMP IMM IMM JSB IMM IMM JMP IMM IMM IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH HIGH PASS HIGH LOW AND CMHI	A S2 L S3 IRCM S2 L S2 S3 A S2 L S2 S3	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 324B S2 325 325 325 325 325	JUMP IF EXP ODD RESTORE A SET $(S2 S3) = A2 =$ .5901621 EOX MPY OPCODE Z = F*A2 SET $(S2 S3) = B2 =$ .4173076 CONTINUE RESTORE A SET $(S2 S3) = A1 =$ .8346152 BOX MPY OPCODE
0746 0747 0748 0759 0751 0752 0753 0755 0756 0756 0756 0757 0758 0759 0761 0762 0763 0764 0765 0766	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25047 25051 25051 25051	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 355 343 012 355 343 012 355 343 012 355 343 012 355 343 012 355 345 345 345 345 345 345 345 345 345	102202 050147 027047 043047 041007 100607 006047 125047 050507 043047 131107 043047 125047 050507 043047 050507 043047 050507 043047	EVEN	JMP IMM IMM JSB IMM JMM JMP IMM IMM JMP		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH LOW AND CMHI LOW	A S2 S2 S3 IRCM S2 L S2 S3 A S2 L S2 S3 IRCM	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5 152B 324B S2 254B BOTH S 5 152B 324B S2 2254B BOTH S 5 152B 324B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 3 3 3 3	JUMP IF EXP ODD RESTORE A SET $(S2 S3) = A2 =$ .5901621 EOX MPY OPCODE Z = F*A2 SET $(S2 S3) = B2 =$ .4173076 CONTINUE RESTORE A SET $(S2 S3) = A1 =$ .8346152 BOX MPY OPCODE Z = F*A1
0746 0747 0748 0749 0750 0751 0752 0753 0755 0756 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764 0765 0766	25027 25030 25031 25032 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25047 25050 25051 25052 25053	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 355 343 012 355 343 012 355 345 345 345 345 345 345 345	102202 050147 027047 043047 04107 100607 06047 125047 050507 043047 131107 043047 050507 043047 050507 043047 050507 043047 050507 043047 050507 043047	EVEN	JMP IMM IMM JSB IMM JMP IMM IMM IMM JSB IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH PASS HIGH LOW AND CMHI LOW HIGH	A S2 S2 S3 IRCM S2 L S2 S3 A S2 L S2 S3 IRCM S2	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B S3 152B 324B 53 152B 324B 53 152B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 324B 32 3113B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 =
0746 0747 0748 0749 0750 0751 0752 0755 0756 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764 0765 0766 0767 0768	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25045 25046 25050 25051 25052 25053 25054	321 010 345 342 012 356 340 305 345 345 346 325 010 345 343 012 355 340 305 343 012 355 343 012 345 342 012 346 325 012 346 340 305 345 345 345 345 345 345 345 34	102202 050147 027047 043047 04107 100607 006047 125047 050507 043047 131107 043047 125047 050147 125047 050507 043047 050147 1250507 043047 050147 1050507 043047 050147	EVEN	JMP IMM IMM JSB IMM JMM JMP IMM IMM JMP		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH LOW AND CMHI LOW HIGH LOW	A S2 L S2 S3 IRCM S2 L S2 S3 A S2 L S2 S3 IRCM S2 L	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5 152B 324B S2 122B 040B BAB23 113B 212B	JUMP IF EXP ODD RESTORE A SET $(S2 S3) = A2 =$ .5901621 EOX MPY OPCODE Z = F*A2 SET $(S2 S3) = B2 =$ .4173076 CONTINUE RESTORE A SET $(S2 S3) = A1 =$ .8346152 BOX MPY OPCODE Z = F*A1
0746 0747 0748 0750 0751 0752 0753 0754 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764 0765 0766 0767 0768 0767	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25045 25045 25046 25047 25050 25051 25052 25053 25054 25054	321 010 345 342 012 356 340 305 345 345 346 325 010 345 343 012 355 340 305 343 012 355 340 305 342 012 012 012 012 012 012 012 01	102202 050147 027047 043047 04107 100607 006047 125047 050507 043047 131107 043047 13107 043047 050147 125047 050507 043047 045107 100607 027047 024507 043047	EVEN	JMP IMM IMM JSB IMM IMM JMP IMM IMM IMM IMM IMM IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND CMHI LOW AND CMHI LOW HIGH LOW	A S2 L S3 IRCM S2 L S2 S3 A S2 L S2 S3 IRCM S2 L S2 S2 S2 S3	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S5 152B 324B S2 122B 040B BAB23 113B 212B S2	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 =
0746 0747 0748 0749 0750 0751 0752 0753 0754 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764 0765 0766 0767 0768 0767 0768 0769 0770	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25044 25045 25050 25051 25052 25053 25055 25056	321 010 345 342 012 356 340 305 345 343 012 346 325 010 345 343 012 346 325 340 305 345 340 305 345 340 305 345 340 305 345 340 305 345 345 345 345 340 305 345 345 345 345 345 345 345 345 345 34	102202 050147 027047 024507 043047 041107 100607 006047 125047 050507 043047 050147 125047 050507 043047 045107 100607 026047 024507 043047 041107	EVEN	JMP IMM IMM JSB IMM JMP IMM IMM IMM JSB IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND CMHI LOW HIGH LOW AND CMHI	A S2 L S3 IRCM S2 L S2 S3 A S2 L S2 S3 IRCM S2 L S2 S3 S2 S3	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S5 152B 324B S2 122B 040B BAB23 113B 212B S2 220B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 = .5901621
0746 0747 0748 0749 0750 0751 0752 0753 0755 0756 0756 0757 0758 0759 0761 0762 0763 0764 0765 0766 0767 0768 0769 0770 0771	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25047 25051 25052 25055 25055 25056 25057	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 346 325 010 345 343 012 346 325 010 345 342 012 346 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 010 345 345 012 346 005 345 012 345 005 345 005 345 005 005 007 007 007 007 007 00	102202 050147 027047 024507 043047 041107 100607 06047 125047 050507 043047 131107 043047 050147 125047 050507 043047 045107 100607 024507 043047 041107 110207	EVEN	JMP IMM IMM JSB IMM IMM JMP IMM IMM IMM IMM IMM IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH LOW AND CMHI LOW HIGH LOW	A S2 L S3 IRCM S2 L S2 S3 R S2 L S2 S3 IRCM S2 L S2 S3 B	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S5 152B 324B S2 122B 040B BAB23 113B 212B S2 220B B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 =
0746 0747 0748 0749 0750 0751 0752 0755 0756 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764 0765 0766 0767 0768 0767 0768 0767 0768 0767 0768 0767 0771 0771 0773	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25045 25051 25055 25055 25056 25057 25060	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 346 325 010 345 343 012 346 325 010 345 342 012 346 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 010 345 345 012 346 005 345 012 345 005 345 005 345 005 005 007 007 007 007 007 00	102202 050147 027047 024507 043047 041107 100607 006047 125047 050507 043047 050147 125047 050507 043047 045107 100607 026047 024507 043047 041107	EVEN	JMP IMM IMM JSB IMM IMM JMP IMM IMM IMM IMM IMM IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND CMHI LOW HIGH LOW AND CMHI LOW AND CMHI INC	A S2 L S3 IRCM S2 L S2 S3 A S2 L S2 S3 IRCM S2 L S2 S3 S2 S3	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S5 152B 324B S2 122B 040B BAB23 113B 212B S2 220B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 = .5901621
0746 0747 0748 0749 0750 0751 0752 0755 0756 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764 0765 0766 0767 0768 0767 0768 0767 0768 0767 0763 0770 0771 0772 0773 0774	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25047 25050 25051 25052 25053 25054 25055 25056 25057 25060 25061	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 355 343 012 355 343 012 355 342 010 305 345 345 010 305 345 345 010 305 345 345 012 346 325 010 345 345 012 346 325 010 345 345 012 346 325 010 345 345 012 346 325 010 345 345 012 346 325 010 345 345 012 346 325 345 345 012 355 345 012 355 345 012 355 345 010 345 345 012 355 345 010 345 345 012 355 345 010 345 345 345 345 345 345 345 345	102202 050147 027047 043047 04107 100607 060047 125047 050507 043047 131107 043047 131107 043047 050147 125047 050507 043047 045107 1050507 043047 04507 043047 04507 043047 04107 110207	EVEN	JMP IMM IMM JSB IMM IMM JMP IMM IMM IMM IMM IMM IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH LOW AND CMHI LOW HIGH LOW	A S2 L S3 IRCM S2 L S2 S3 R S2 L S2 S3 IRCM S2 L S2 S3 B	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S5 152B 324B S2 122B 040B BAB23 113B 212B S2 220B B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 = .5901621
0746 0747 0748 0749 0750 0751 0752 0753 0754 0755 0756 0757 0758 0759 0760 0761 0763 0764 0765 0766 0767 0768 0769 0770 0771 0772 0773	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25045 25050 25051 25052 25053 25054 25055 25056 25057 25060 25061 25062	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 346 325 343 012 346 325 343 012 346 325 345 343 012 346 325 345 345 345 345 345 345 345 34	102202 050147 027047 024507 043047 041107 100607 006047 125047 050507 043047 050147 125047 050507 043047 045107 100607 024507 043047 041107 110207 110207	★ ODD	JMP IMM IMM JSB IMM JMP IMM IMM IMM IMM IMM IMM IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH LOW AND CMHI LOW AND CMHI LOW AND CMHI INC INC	A S2 L S2 S3 IRCM S2 L S2 S3 IRCM S2 L S2 S3 IRCM S2 L S2 S3 B B S7	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5 152B 324B S2 122B 040B BAB23 113B 2122B 0400 BAB23 113B 2122B 0400 BAB23 113B 212B S2 220B BAB23 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 152B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 357	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 = .5901621 SET F = 2 * F Z = Z+B SET (S7 S8) = F =
0746 0747 0748 0749 0750 0751 0752 0753 0754 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764 0765 0766 0767 0768 0769 0770 0771 0772 0773 0774 0775 0776	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25051 25055 25056 25055 25056 25057 25060 25061 25062	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 346 325 010 345 343 012 346 325 010 345 343 012 346 012 346 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 345 012 356 010 305 345 012 356 005 345 010 305 010 305 010 305 010 0305 010 305 010 305 010 036 010 05 010 05 007 007 007 007 0010	102202 050147 027047 024507 043047 041107 100607 050507 043047 131107 043047 050507 043047 050507 043047 050507 043047 050507 043047 024507 024507 043047 041107 110207 110207	★ ODD	JMP IMM IMM JSB IMM IMM JMP IMM IMM IMM IMM IMM IMM IMM		ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH LOW AND CMHI LOW AND CMHI LOW AND CMHI LOW	A S2 L S2 S3 IRCM S2 L S2 S3 IRCM S2 L S2 S3 IRCM S2 L S2 S3 B B S7	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5 152B 324B S2 254B BOTH S 5 152B 324B S2 122B 040B BAB23 113B 2122B 040B BAB23 13B 2122B 040B BAB23 13B 220B BAB23 13B S2 220B S2 S2 S2 S2 S2 S2 S2 S2 S2 S2	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 = .5901621 SET F = 2 * F Z = Z+B SET (S7 S8) = F = MAN(X)
0746 0747 0748 0749 0750 0751 0752 0753 0755 0756 0756 0756 0757 0758 0761 0762 0763 0764 0766 0767 0768 0766 0767 0768 0769 0770 0771 0772 0773 0774 0775 0776	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25047 25051 25052 25055 25056 25057 25060 25061 25062 25064	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 346 325 010 345 343 012 346 325 010 345 343 012 346 305 343 012 346 012 346 012 346 012 345 012 346 012 346 012 345 012 346 012 345 012 346 012 346 012 346 012 346 012 345 012 346 012 345 012 346 012 345 012 345 012 346 012 345 012 345 012 345 012 345 012 345 012 345 010 305 345 012 355 010 305 345 345 012 355 010 305 345 345 012 355 010 305 345 345 345 345 012 355 010 305 345 345 345 345 012 355 010 305 345 345 345 012 355 010 305 345 345 012 355 010 305 345 345 012 355 010 030 05 345 012 05 010 007 007 007 005 000 007 005 005	102202 050147 027047 043047 04107 100607 006047 125047 050507 043047 131107 043047 050507 043047 050507 043047 050507 043047 050507 043047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 022047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 050507 043047 050507 043047 050507 043047 050507 043047 050507 043047 050507 043047 050507 043047 050507 043047 050507 043047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 027047 00007 00007 00007 00007 00007 00007 00007 00007 00007 00007 00007 00007 00007 00007 00007 00007 00007 000007 000007 000007 000007 000007 000000	★ ODD	JMP IMM IMM JSB IMM JMP IMM IMM IMM IMM IMM IMM IMM	CNDX	ALO PASS HIGH LOW AND CMHI LOW AND HIGH LOW AND CMHI LOW AND CMHI LOW HIGH LOW AND CMHI INC INC	A S2 S2 S3 IRCM S2 S2 S2 S2 S2 S3 IRCM S2 L S2 S3 B B S7 S8	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5 152B 324B S2 152B 324B S2 152B 324B S2 122B 040B BAB23 113B 2122B 040B BAB23 13B 2122B 040B BAB23 13B 2122B 040B BAB23 152B 324B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 324B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B S2 252B 34B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 352B 355	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 = .5901621 SET F = 2 * F Z = Z+B SET (S7 S8) = F = MAN(X) WAIT FOR BOX
0746 0747 0748 0749 0750 0751 0752 0753 0755 0756 0755 0756 0757 0758 0760 0761 0762 0763 0764 0765 0766 0767 0768 0766 0767 0768 0769 0770 0771 0772 0773 0774 0775	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25047 25051 25052 25055 25055 25055 25055 25055 25056 25057 25060 25061 25063 25064 25065	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 355 343 012 355 343 012 355 343 012 355 343 012 346 325 010 345 345 010 305 345 345 010 345 345 010 345 345 010 345 345 010 345 345 010 345 345 010 345 345 010 345 345 345 010 345 345 345 010 345 345 010 345 345 010 345 345 010 345 345 010 345 345 345 010 305 345 345 345 010 305 345 345 345 010 305 345 345 345 010 305 345 345 345 345 010 305 345 345 345 010 305 345 345 345 010 305 345 345 010 305 345 345 345 010 305 345 345 010 305 345 345 010 305 345 345 010 305 345 345 010 305 345 345 010 305 010 007 007 007 007 007	102202 050147 027047 043047 04107 100607 06047 125047 050507 043047 131107 043047 13107 043047 050507 043047 050507 043047 050507 043047 050507 043047 027047 024507 043047 024507 043047 02027 110207	★ ODD	JMP IMM IMM JSB IMM IMM JMP IMM IMM IMM IMM IMM IMM IMM	CNDX	ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH LOW AND CMHI LOW HIGH LOW AND CMHI INC INC PASS PASS PASS	A S2 S2 S2 S2 S2 S2 S2 S2 S2 S2	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5 152B 324B S2 254B BOTH S 5 152B 324B S2 122B 040B BAB23 113B 212B S2 220B B B F ADD A B WAIT1 MPPB	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 = .5901621 SET F = 2 * F Z = Z+B SET (S7 S8) = F = MAN(X)
0746 0747 0748 0749 0750 0751 0752 0753 0754 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764 0765 0766 0767 0768 0769 0770 0771 0773 0774 0775 0776 0777 0778 0777 0778	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25047 25050 25051 25055 25056 25057 25060 25061 25062 25064 25065 25064	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 355 343 012 355 343 012 355 343 012 355 343 012 355 343 012 355 343 012 355 343 012 355 343 012 355 343 012 355 343 012 355 343 012 355 343 012 355 345 010 345 345 010 355 345 010 355 345 012 355 345 012 355 345 012 355 345 012 355 345 012 355 345 012 355 345 012 355 345 012 355 345 012 355 345 012 355 345 012 355 345 012 355 345 012 355 345 000 007 007 0010 305 010 000 000 000 000 000 000 0	102202 050147 027047 043047 04107 100607 060047 125047 125047 131107 043047 131107 043047 13107 043047 050147 125047 050507 043047 050507 043047 050507 043047 027047 024507 043047 024507 043047 02070 110207 100207	★ ODD	JMP IMM IMM JSB IMM JMP IMM IMM IMM IMM IMM IMM JSB IMM IMM JSB IMM IMM	CNDX	ALO PASS HIGH LOW AND CMHI LOW AND HIGH LOW AND CMHI LOW AND CMHI LOW HIGH LOW AND CMHI INC INC	A S2 S2 S2 S2 S2 S2 S2 S2 S2 S2	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5 152B 324B S2 152B 324B S2 122B 040B BAB23 113B 212B S2 220B B B B B B B B B B B B B B	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 = .5901621 SET F = 2 * F Z = Z+B SET (S7 S8) = F = MAN(X) WAIT FOR BOX SAVE IN P (S2 S3)
0746 0747 0748 0749 0750 0751 0752 0753 0754 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764 0765 0766 0767 0768 0769 0770 0771 0772 0774 0775 0776 0777 0778 0777 0778	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25045 25050 25051 25055 25056 25055 25066 25061 25065 25066 25066 25067	321 010 345 342 012 356 340 305 345 345 345 345 345 345 345 34	102202 050147 027047 043047 04107 100607 060047 125047 050507 043047 131107 043047 13107 043047 050147 125047 050507 043047 050507 043047 045107 100607 027047 024507 043047 04507 043047 04507 043047 04107 10207 004607 007307 011347 02072 021132 005107	★ ODD	JMP IMM IMM JSB IMM IMM JMP IMM IMM IMM IMM IMM IMM IMM JSB JSB JSB	CNDX	ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH LOW AND CMHI LOW AND CMHI LOW AND CMHI INC INC PASS PASS PASS	A S2 L S2 S3 IRCM S2 L S2 S3 A S2 L S2 S3 IRCM S2 S3 B S7 S8 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S3 S2 S3 S2 S3 S3 S3 S3 S3 S3 S3 S3 S3 S3	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S5 152B 324B S2 122B 040B BAB23 113B 212B S2 220B B B B FADD A B WAIT1 MPPB FDIV7+1	JUMP IF EXP ODD RESTORE A SET $(S2 S3) = A2 =$ .5901621 EOX MPY OPCODE Z = F*A2 SET $(S2 S3) = B2 =$ .4173076 CONTINUE RESTORE A SET $(S2 S3) = A1 =$ .8346152 BOX MPY OPCODE Z = F*A1 SET $(S2 S3) = B1 =$ .5901621 SET F = 2 * F Z = Z+B SET $(S7 S8) = F =$ MAN $(X)$ WAIT FOR BOX SAVE IN P $(S2 S3)$ Z = F/P
0746 0747 0748 0749 0750 0751 0752 0753 0754 0755 0756 0757 0758 0759 0760 0761 0762 0763 0764 0765 0766 0767 0768 0769 0770 0771 0772 0773 0774 0775 0776 0777 0778 0777 0778 0778 0778 0778	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25047 25050 25051 25055 25056 25057 25060 25061 25062 25064 25065 25064	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 346 325 343 012 346 325 343 012 346 325 340 305 345 342 012 346 325 010 345 343 012 346 325 010 345 340 305 345 340 305 345 340 305 345 340 305 345 345 345 345 345 345 345 34	102202 050147 027047 043047 04107 100607 060047 125047 125047 131107 043047 131107 043047 13107 043047 050147 125047 050507 043047 050507 043047 050507 043047 027047 024507 043047 024507 043047 02070 110207 100207	★ ODD	JMP IMM IMM JSB IMM JMP IMM IMM IMM IMM IMM IMM JSB IMM IMM JSB IMM IMM	CNDX	ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH LOW AND CMHI LOW AND CMHI INC INC PASS PASS PASS PASS CMLO	A S2 L S2 S3 IRCM S2 L S2 S3 IRCM S2 L S2 S3 B B S7 S8 S2 S3 L	ODD S 5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S 5 152B 324B S2 254B BOTH S 5 152B 324B S2 225B 040B BAB23 113B 2122B 040B BAB23 113B 2122B 040B BAB23 113B 2122B 040B BAB23 113C S 5 152B 324B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 254B S2 220B S2 220B S2 220B S2 220B S2 220B S2 254B S2 254B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 220B S2 2 2 2 2 2 2 2 2 2 2 2 2 2	JUMP IF EXP ODD RESTORE A SET (S2 S3) = A2 = .5901621 EOX MPY OPCODE Z = F*A2 SET (S2 S3) = B2 = .4173076 CONTINUE RESTORE A SET (S2 S3) = A1 = .8346152 BOX MPY OPCODE Z = F*A1 SET (S2 S3) = B1 = .5901621 SET F = 2 * F Z = Z+B SET (S7 S8) = F = MAN(X) WAIT FOR BOX SAVE IN P (S2 S3) Z = F/P SET L = 2
0746 0747 0748 0749 0750 0751 0752 0753 0755 0756 0755 0756 0757 0758 0755 0756 0755 0756 0761 0762 0763 0764 0765 0766 0767 0768 0769 0770 0771 0772 0773 0774 0775 0776	25027 25030 25031 25032 25033 25034 25035 25036 25037 25040 25041 25042 25043 25044 25045 25046 25055 25056 25055 25056 25057 25060 25061 25062 25063 25064 25065 25066 25067 25070	321 010 345 342 012 356 340 305 343 012 346 325 010 345 343 012 346 325 010 345 343 012 356 010 345 343 012 356 010 305 343 012 346 010 305 343 012 346 010 305 343 012 356 010 305 343 012 356 010 305 343 012 356 010 305 343 012 356 010 305 343 012 356 010 305 345 345 010 305 345 345 010 305 345 345 010 305 345 345 010 305 345 345 010 305 345 345 345 345 010 305 345 345 345 010 305 345 345 345 345 345 345 345 34	102202 050147 027047 024507 043047 041107 100607 050507 043047 125047 050507 043047 050147 125047 050147 125047 043047 045107 100607 024507 043047 041107 110207 110207 110207 004607 007307 011347 003247 021132 005107 172507	★ ODD	JMP IMM IMM JSB IMM IMM JMP IMM IMM IMM IMM IMM IMM IMM JSB JSB JSB	CNDX	ALO PASS HIGH LOW AND CMHI LOW HIGH LOW AND HIGH LOW AND CMHI LOW HIGH LOW AND CMHI INC INC PASS PASS PASS PASS CMLO ADD	A S2 L S2 S3 IRCM S2 L S2 S3 A S2 L S2 S3 IRCM S2 S3 B S7 S8 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S2 S3 S3 S2 S3 S2 S3 S3 S3 S3 S3 S3 S3 S3 S3 S3	ODD S5 113B 212B S2 220B 040B BAB23 152B 324B S2 254B BOTH S5 152B 324B S2 122B 040B BAB23 113B 212B S2 220B B B B FADD A B WAIT1 MPPB FDIV7+1	JUMP IF EXP ODD RESTORE A SET $(S2 S3) = A2 =$ .5901621 EOX MPY OPCODE Z = F*A2 SET $(S2 S3) = B2 =$ .4173076 CONTINUE RESTORE A SET $(S2 S3) = A1 =$ .8346152 BOX MPY OPCODE Z = F*A1 SET $(S2 S3) = B1 =$ .5901621 SET F = 2 * F Z = Z+B SET $(S7 S8) = F =$ MAN $(X)$ WAIT FOR BOX SAVE IN P $(S2 S3)$ Z = F/P

PAGE	0019 2	TE M1	00-350	EMBLER RE		60010				
	25073		004607	CMBLER RE	JSB	00018			F ADD	Z = Z + P
	25074		003247		JSB				WAITI	WAIT FOR BOX
	25075		021072		000	MPP1	PASS	S2	MPPB	SAVE IN P (S2 S3)
	25076	010	021132				PASS		MPPB	
	25077		005107		JSB				FDIV7+1	Z = F/P
	25100		004607		JSB				FADD	Z = Z + P
	25101 25102		165507 001307		TMD		SUB	s11	S11 PWR2	DEC EXPONENT BY 2
0793	23102	323	001307	*	JMP				PWR 2	Z = Z * 2 * S 11, RETURN
0794				*						
	25103	344	140514	SQRERR	IMM	SOV	HIGH	L	060B	SET (A B) TO
	25104		146147		IMM		LOW	A	063B	ASCII 03UN
	25105	_	006147		<b>T</b> 1414		AND	A	A	
	25106 25107		052507 034207		IMM		HIGH LOW	L B	125B 116B	
	251107		015507		IMM JMP		DOM	Б	ERRET	ERROR RETURN
0801	23110	525	015507	*	0 m				BINNDI	BRRON REFORM
0802				*						
0803				* * * * * * * *	****	*****	****	****	*******	*****
PAGE	0020 R	TE MI	CRO-ASS	EMBLER RE						
0805				*******	*****	*****	*****	****	********	*****
0806 0807					DONEN			100 T N F		
0808				* 54	PONEN	TIATIC	JN ROL	DIINE		
	25111	010	007213	EXP		cov	PASS	S 5	A	SAVE A,B
0810	25112	010	011247				PASS	S6	В	FOR INTRT ROUTINE
0811	25113	345	070507		IMM		HIGH	L	134B	SET (S2 S3 S4) =
	25114		053047		IMM		LOW	S 2	125B	2/LE2
	25115	_	043047				AND	S2	S2	
	25116		073107		IMM		HIGH		035B	
	25117 25120		050507 045107		IMM		LOW AND	L S3	2 2 4 B S 3	
	25120		135147		IMM		HIGH	-	256B	
	25122		010507		IMM		LOW	L	004B	
0819	25123		047147				AND	S <b>4</b>	S <b>4</b>	
	25124		010007		JSB	_			REDUCE	
	25125	_	006762		LWF		PASS		A	ARITH RT SHIFT
	25126		006164		LWF	Rl	PASS INC	A S 11	A A	INC, SAVE IN S11
0824	25127	007	107507	*			INC	511	A	INC, SAVE IN SIL
0825				* PERFO	ORM BO	UNDS (	CHECK	s		
0826				*						
	25130		0507 <b>4</b> 7				PASS		<b>S</b> 5	TEST X
	25131	327	145702	*	JMP	CNDX	AL15	RJS	POSCHK	JUMP IF X > 0
0829	25132	251	176507	NEGCHK	TWM		CMLO	T	177B	SET L = $128$
	25132		176507 064747	NEGCHK	IMM		ADD	L L	s11	120 INT < -128 ?
-	25134		107502		JMP	CNDX	AL 15		ZERO2	YES, ANS = $0$
	25135		046107		JMP				EXPNXT	NO, CONTINUE
0834				*						
0835	25136		107642	POSCHK	JMP	CNDX	OVFL		EXPERR	REDUCE ERROR
	25137		000507 006747		IMM		LOW ADD	Ŀ	200B A	SET L = $-128$ INT > 128?
	25140 25141	-	147642		JMP	CNDX	AL15	RJS	EXPERR	YES, ERROR
0839		527	11/012	*	0.11	CHOR				
	25142	305	005307	EXPNXT	JSB				XSQ	GET X, SQUARE
	25143		023047		IMM		CMHI		211B	SET (S2 S3) = C2 =
	25144		143107		IMM		CMHI		161B	.05761803
	25145		162507		IMM		CMLO		371B	
	25146		045107		7.00		NOR	53	S3	$z = C2 \pm z$
	25147		003007		JSB		PASS	52	FMPY S7	2 = (2 - 2) SET (S2 S3) = F
	25150		057107				PASS		58	
	25152		004347		JS <b>B</b>				FSUB2	Z = Z - F
	25153	345	071047		IMM		HIGH		134B	SET (S2 S3) = C1 =
	25154		052507		IMM		LOW		125B	5.7708162
	25155		043047		THM		AND	\$2 52	S2 103B	
	25156		007107		IMM IMM		HIGH LOW	153 L	006B	
	25157		014507		Tan		AND	53	S3	
	25161		004607		JSB				FADD	$\mathbf{Z} = \mathbf{C}1 + \mathbf{Z}$


Computer
Museum
Wing the

PACE 0022	-	CDO - 2 CO			76001	0					
PAGE 0023 0930 25251			SEMBLER				<b>~ ^</b>	1045	0.55		- 01 -
0931 25252		051047			MM MM	HIGH LOW	52 L	124B 226B	SEI	(S2 S3)	= C1 =
0932 25253		043047		11	-114	AND	s2	S2			
0933 25254		035107		IN	4M	CMHI		116B			
0934 25255	353	172507			MM	CMLO		375B			
0935 25256		045107				NOR	S 3	S 3			
0936 25257		004607		JS	SB			F ADD		= C1 + Z	
0937 25260		007047				PASS		A	SET	r (S2 S3)	= X
0938 25261 0939 25262		011107			• •	PASS	53	B FMPY	7 -	= Z * X	
0940 25263		003007			5B 4P			EXIT2	_		E
0941	525	034/4/	*	01				0			
0942			*								
0943 25264	000	075707	TANH2	2		DEC	Р	Р	S E 1	FETUEN	ADDRESS
0944 25265		006747				PASS		Α		ST X	
0945 25266		113542				X AL15		NEG		AP IF X <	
0946 25267		176147			44	CMHI		277B	SEI	[ (A B) ≃	1.0
0947 25270		172207	<b>DV TD</b>		MM	CMLO	BNM	375B P	C T I	ART READ	
0948 25271 0949 25272		174707 036747	EXIT3		EAD FN	INC	PNP	r		CURN	
0950	. 570	030/4/	*	<b>I</b> (.							
0951			*								
0952 25273	355	176147	NEG	I	MM	CMHI	Α	177B	SET	r (AB) =	-1.0
0953 25274	006	036207				ZERO	в				
0954 25275		174707			EAD	INC	PNM	Ρ		ART PEAD	
0955 25276	5 370	036747		R	ΓN				RE	TURN	
0956			*								
0957 0958			*****	*****		*****	*****	******	******	*******	*******
0959					ND						
	S 2: N	IO ERRO	RS								
END OF PAS	55 2: N	IO ERRO	RS								
END OF PAS					<b>60 0 0 0</b>	1012		2			
END OF PAS	RTE M	ICRO CI	ROSS-RE					2			
END OF PAS PAGE 0024 SYMBOLS=0	RTE M 062 R	ICRO CI	ROSS-RE		CE REV. URCE LI			2			
END OF PAS	RTE M	ICRO CI	ROSS-RE					2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG	RTE M 062 R 0484	ICRO CI EFEREN( 0018	ROSS-RE					2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOGT	RTE M 062 R 0484 0561	ICRO CI EFEREN( 0018 0023	ROSS-RE					2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOGT ATAN ATAN1 ATAN3	RTE M 062 R 0484 0561 0580 0607 0616	ICRO CI EFERENO 0018 0023 0019	ROSS-RE CES=010 0561 0606			INES =09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOGT ATAN ATAN1 ATAN3 BAB23	RTE M 062 R 0484 0561 0580 0607 0616 0207	ICRO CI EFERENC 0018 0023 0019 0602 0593 0504	ROSS-RE CES =010 0561					2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOGT ATAN ATAN1 ATAN1 ATAN3 BAB23 BOTH	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774	ICRO CI EFERENC 0018 0023 0019 0602 0593 0504 0758	ROSS-RE CES=010 0561 0606	58 SO	URCE LI	INES =09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOGT ATAN ATAN1 ATAN1 BAB2 3 BOTH CKSGN	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464	ICRO C3 EFEREN( 0018 0023 0019 0602 0593 0504 0758 0427	ROSS-RE CES=010 0561 0606	58 SO	URCE LI	INES =09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN1 ATAN3 BAB2 3 BOTH CKSGN COS	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464 0385	ICRO C3 EFEREN( 0018 0023 0019 0602 0593 0504 0758 0427 0020	ROSS-RE CES =010 0561 0606 0753	58 SO 0766	URCE L1	INES =09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464 0385 0400	ICRO C1 EFEREN( 0018 0023 0019 0602 0593 0504 0758 0427 0020 **NOT	ROSS-RE CES =010 0561 0606 0753 REFER	58 SO 0766 ENCED*	URCE L1	INES =09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOGT ATAN ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464 0385 0400 0702	ICRO C1 EFEREN( 0018 0023 0019 0602 0593 0504 0758 0427 0020 **NOT 0693	ROSS-RE CES =010 0561 0606 0753 REFERI 0696	58 SO 0766 ENCED* 0699	URCE L1 0903	INES =09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464 0385 0400	ICRO C1 EFERENC 0018 0023 0503 0504 0758 0427 0020 **NOT 0693 0475	ROSS-RE CES=010 0561 0606 0753 REFERI 0696 0553	0766 0766 ENCED* 0699 0800	URCE L: 0903 * 0877	INES =09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOGT ATAN ATAN1 ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464 0385 0400 0702 0372	ICRO C1 EFERENC 0018 0023 0503 0504 0758 0427 0020 **NOT 0693 0475	ROSS-RE CES =010 0561 0606 0753 REFERI 0696	0766 0766 ENCED* 0699 0800	URCE L: 0903 * 0877	INES =09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ATAN ATAN1 ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN	RTE M 062 R 0484 0561 0580 0616 0207 0774 0464 0385 0400 0702 0372 0372 0747	ICRO C1 EFERENC 0018 0023 0593 0504 0758 0427 0020 **NOT 0693 0475 **NOT	ROSS-RE CES =010 0561 0606 0753 REFERI 0696 0553 REFERI	58 SO 0766 0766 0699 0800 ENCED*	0903 * 0877	INES=09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ATAN ATAN1 ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN EXIT1	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464 0385 0400 0702 0372 0372 0361	ICRO C1 EFERENC 0018 0023 0593 0504 0758 0427 0020 **NOT 0693 0475 **NOT 0356	ROSS-RE CES=010 0561 0606 0753 REFERI 0696 0553 REFERI 0465	58 SO 0766 0699 0800 ENCED* 0467	0903 * 0877 0545	INES=09		2			
PAGE 0024 SYMBOLS=0 ALOG ALOG ATAN ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN EXIT1 EXIT2	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464 0385 0400 0702 0372 03747 0361 0664	I CRO C1 EFERENC 0018 0023 0504 0758 0427 0020 **NOT 0693 0475 **NOT 0356 0656 0740 0022	ROSS-RE CES=010 0561 0606 0753 REFERI 0696 0553 REFERI 0465	58 SO 0766 0799 0800 ENCED* 0467 0909	0903 * 0877 0545	INES=09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOGT ATAN ATAN1 ATAN1 ATAN3 BAB23 BOTH CKSGN COSAG DISPLAY ERRET EVEN EXIT1 EXIT2 EXIT3 EXP EXPERR	RTE M 062 R 0484 0561 0580 0607 0616 0407 0464 0385 0400 0702 0747 0361 0661 0948 0809 0872	I CRO C1 EFERENC 0018 0023 0504 0758 0427 0020 **NOT 0693 0475 **NOT 0356 0656 0740 0022 0835	ROSS-RE CES = 010 0561 0606 0753 REFER 0696 0553 REFER 0465 0465	58 SO 0766 0699 0800 ENCED* 0467	0903 * 0877 0545	INES=09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN EXIT1 EXIT2 EXIT3 EXP EXPERR EXPERR	RTE M 062 R 0484 0561 0580 0607 0616 0774 0464 0385 0400 0702 0372 0747 0361 0664 0948 0872 0840	ICRO C1 EFERENC 0018 0023 0593 0593 0593 0593 0427 0020 **NOT 0693 0475 **NOT 0356 0656 0740 0022 0835 0833	ROSS-RE CES =010 0561 0606 0753 REFER 0696 0553 REFER 0465 0661 0898 0838	58 SO 0766 0799 0800 ENCED* 0467 0909 0864	0903 * 0877 0545	INES=09		2			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN EXIT1 EXIT2 EXIT3 EXP EXPERR EXPNXT FADA2	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464 0385 0400 0702 0372 0372 0361 0664 0948 0808 0872 0840 0205	ICRO C1 EFERENC 0018 0023 0593 0504 0758 0427 0020 **NOT 0693 0475 **NOT 0356 0656 0740 0022 0835 0833 0508	ROSS-RE CES =010 0561 0606 0753 REFERI 0696 0553 REFERI 0465 0661 0898 0838 0614	58 SO 0766 0766 0809 0800 ENCED* 0467 0909 0864 0907	URCE L 0903 * 0877 * 0545 0940	0914 0570	959				
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN EXIT1 EXIT2 EXIT3 EXP EXPERR EXPERR	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464 0385 0400 0772 03747 0361 0664 0948 0809 0872 0840 0205 0163	ICRO C1 EFERENC 0018 0023 0019 0602 0593 0504 0758 0427 0020 **NOT 0693 0475 **NOT 0356 0656 0740 0022 0835 0833 0508 0328	ROSS-RE CES =010 0561 0606 0753 REFER 0696 0553 REFER 0465 0661 0898 0838 0614 0338	58 SO 0766 ENCED* 0699 0800 ENCED* 0467 0909 0864 0907 0352	URCE L 0903 * 0877 0545 0940 0416	0914 0570	0426	0445	0453	0459	
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN EXIT1 EXIT2 EXIT3 EXP EXPERR EXPNXT FADA2	RTE M 062 R 0484 0561 0580 0607 0774 0464 0385 0400 0702 0747 0361 0664 0809 0872 0840 0205 01635	I CRO C1 EFEREN( 0018 0023 0019 0602 0593 0504 0758 0427 0693 0475 **NOT 0356 0656 0740 0022 0835 0833 0508 0328 0539	ROSS-RE CES =010 0561 0606 0753 REFERI 0696 0553 REFERI 0465 0661 0898 0838 0614	58 SO 0766 0766 0809 0800 ENCED* 0467 0909 0864 0907	URCE L 0903 * 0877 * 0545 0940	0914 0570	959	0445	0453 0855	0459 0860	
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN EXIT1 EXIT2 EXIT3 EXP EXPERR EXPNXT FADA2 FADD	RTE M 062 R 0484 0561 0580 0607 0616 0407 0464 0385 0400 0702 0747 0361 0648 0809 0872 0840 0205 0163 0535 0921	I CRO C1 EFERENC 0018 0023 0504 0758 0427 0020 **NOT 0693 0475 **NOT 0356 0656 0740 0022 0835 0833 0508 0328 0539 0936	ROSS-RE CES =010 0561 0606 0753 REFER 0696 0553 REFER 0465 0661 0898 0838 0614 0338 0630	58 SO 0766 ENCED* 0699 0800 ENCED* 0467 0909 0864 0907 0352 0640	URCE L 0903 * 0877 0545 0940 0416 0654	0914 0570 0422 0774	0426 0785	0445 0790	0855		
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN EXIT1 EXIT2 EXIT3 EXP EXPERR EXPPRR EXPRR EXPNXT FADA2 FADD FDIV7	RTE M 062 R 0484 0561 0580 0607 0616 0404 0385 0400 0774 0361 0664 0948 0872 0840 0205 0163 0535 0163 0535 0175	I CRO C1 EFERENC 0018 0023 0593 0504 0758 0427 0020 **NOT 0693 0475 **NOT 0356 0656 0740 0022 0835 0833 0508 0328 0539 0936 0509	ROSS-RE CES =010 0561 0606 0753 REFERI 0696 0553 REFERI 0465 0661 0898 0838 0614 0338 0630 0615	58 SO 0766 ENCED* 0699 0800 ENCED* 0467 0909 0864 0907 0352 0640 0655	URCE L: 0903 * 0877 * 0545 0940 0416 0654 0780	0914 0570 0422 0774 0789	0426	0445 0790			
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN EXIT1 EXIT2 EXIT3 EXP EXPERR EXPERR EXPNXT FADA2 FADD FDIV7 FDVAC2	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464 0385 0400 0772 0361 0664 0948 0872 0840 0205 0163 0535 09215 0175 0219	ICRO C1 EFERENC 0018 0023 0593 0504 0758 0427 0020 **NOT 0693 0475 **NOT 0356 0656 0740 0022 0835 0833 0508 0328 0539 0539 0539 0509 0509 0509 0335	ROSS-RE CES =010 0561 0606 0753 REFER 0696 0553 REFER 0465 0661 0898 0838 0614 0338 0630	58 SO 0766 ENCED* 0699 0800 ENCED* 0467 0909 0864 0907 0352 0640	URCE L 0903 * 0877 0545 0940 0416 0654	0914 0570 0422 0774	0426 0785	0445 0790	0855		
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN EXIT1 EXIT2 EXIT3 EXP EXPERR EXPPRR EXPRR EXPNXT FADA2 FADD FDIV7	RTE M 062 R 0484 0561 0580 0607 0616 0404 0385 0400 0774 0361 0664 0948 0872 0840 0205 0163 0535 0163 0535 0175	I CRO C1 EFERENC 0018 0023 0593 0504 0758 0427 0020 **NOT 0693 0475 **NOT 0356 0656 0740 0022 0835 0833 0508 0328 0539 0936 0509	ROSS-RE CES =010 0561 0606 0753 REFERI 0696 0553 REFERI 0465 0661 0898 0838 0614 0338 0630 0615	58 SO 0766 ENCED* 0699 0800 ENCED* 0467 0909 0864 0907 0352 0640 0655	URCE L: 0903 * 0877 * 0545 0940 0416 0654 0780	0914 0570 0422 0774 0789	0426 0785	0445 0790	0855		
END OF PAS PAGE 0024 SYMBOLS=0 ALOG ALOG ALOGT ATAN ATAN1 ATAN3 BAB23 BOTH CKSGN COS COSAG DISPLAY ERRET EVEN EXIT1 EXIT2 EXIT3 EXP EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPERR EXPER	RTE M 062 R 0484 0561 0580 0607 0616 0207 0774 0464 0385 0400 0702 0372 0372 0361 0664 0948 0872 0840 0205 0163 0535 0921 0175 0219 0013	ICRO C1 EFERENC 0018 0023 0593 0504 0758 0427 0020 **NOT 0693 0475 **NOT 0356 0656 0740 0022 0835 0833 0508 0328 0539 0936 0509 0335 0128	ROSS-RE CES =010 0561 0606 0753 REFERI 0696 0553 REFERI 0465 0661 0898 0838 0614 0338 0614 0338 0630 0615 0360	58 SO 0766 ENCED* 0699 0800 ENCED* 0467 0909 0864 0907 0352 0640 0655	URCE L: 0903 * 0877 * 0545 0940 0416 0654 0780	0914 0570 0422 0774 0789	0426 0785	0445 0790 0908	0855		


## **Appendix H** FUNCTIONAL BLOCK DIAGRAM

Appendix H


-




E-Series and F-Series Computer Functional Block Diagram (Sheet 1 of 2)



ND IEMORY PROTECT




7115-21




2. ACCESSORIES SHOWN IN LIGHT DASHED LINES

E-Series and F-Series Computer Functional Block Diagram (Sheet 2 of 2)


H-3/H-4





(E-SERIE

USER DI HARD



7115-22A

# Index



## A

A (Store or S-bus Field), Table 4-1 A-Addressable Flip-Flop (AAF), Table 2-1 A-Register, Table 2-1 Abbreviations, Appendix A Accessing A Parameter, 6-9 Activity Profile, 1-2 ADD, Table 4-1 Address Field Word Type III, Table 4-1 Address Field Word Type IV, Table 4-1 Address Field Microassembler, 8-17 AL0, Table 4-1 AL15, Table 4-1 ALGN Psuedo-Microinstruction, 8-21 ALU Field Word Type, Table 4-1 ALZ, Table 4-1 Analysis Method, 1-2 AND, Table 4-1 Arithmetic Logic Unit (ALU), Table 2-1, 2-3 Arithmetic/Logic Operations, 5-9 ASG, Table 4-1, 7-8 Assembler Interface Program, 14-3 Assembler Procedure, 6-8 Assembly Language Instruction, 2-12, 2-17

## B

B (Store or S-bus Field), Table 4-1 B-Addressable Flip-Flop (BAF), Table 2-1 B-Register, Table 2-1 Base Set Listing, Appendix G Base Set Modules, 2-15 Base Set Operation, 2-14 Binary Field Micro-Order Summary, Appendix C Binary Microcode Format, Appendix B Binary Object Code, 9-4 Binary Structures, 4-1, Appendix C **BIOI**, 13-1 BIOO, 13-1 BIOS, 13-1 Block Diagram, Appendix H Block I/O, 13-1 Block I/O Address/Data Burst Input, 13-3 Block I/O Byte Packing Burst Input, 13-2 Block I/O Data Transfers, 13-1 Block I/O Word Burst Output, 13-6 Branch Field Word Type III, Table 4-1 Branch Field Word Type IV, Table 4-1 Branches, Control Memory, 5-10 BREAKPOINT Command (MDE), 10-11 Bus System, Table 2-1, Appendix H

#### С

CAB (Store or S-bus Field), Table 4-1 Calling MDE, 10-19 Calling Microprograms from FORTRAN, 6-15 Central Interrupt Register (CIR), Table 2-1 CIR, Table 4-1 CLEAR Command (MDE), 10-12 CLFL, Table 4-1 CM/Main Memory Linkage, 6-10 CMHI, Table 4-1 CMLO, Table 4-1 CMPL, Table 4-1 **CNDX**, 4-5 CNDX, Table 4-1 CNT4, Table 4-1 CNT8, Table 4-1 CNTR (Store or S-bus Field), Table 4-1, 7-11 CNTR Micro-Order, 7-10 Comment Field, 8-18 Computer Functions, 2-1, 2-10 Conditional and Invalid Operations, 7-5 Conditional Field Word Type III, Table 4-1 Conditional Flags, Table 2-1 Conditional Microbranches, 4-5 Considerations, Section 7 Constant Storage, 4-4 Contributed Library Catalog, 1-2 Control Commands, Microassembler, 8-8 Control Memory (CM), Table 2-1, 2-3, 2-13 Control Memory Address Register (CMAR), Table 2-1 Control Memory Boards, 3-2 Control Memory Mapping Method, 6-1 Control Memory Maps, 2-13 Control Processor Block Diagram, 2-2 Control Processor, 2-1, 2-10, 2-15 Controllable Functions, 2-1, 2-10 Conventional Control Section, 2-10 COUT, Table 4-1 COV, Table 4-1 Cross Reference Generator, 9-6 CRS, Table 4-1

## D

DBLS, Table 4-1 DCNT, Table 4-1 DCPC, See Dual Channel Port Controller DEC, Table 4-1 DEF Pseudo-Microinstruction, 8-24 Definitions and Abbreviations, Appendix A Definitions and Timing Points, Table 2-1, 2-11 DELETE Command (MDE), 10-8

#### Index

DES, Table 4-1 Display Indicator (DSPI), Table 2-1 Display Register (DSPL), Table 2-1 DIV, Table 4-1 DMA, See Dual Channel Port Controller DMS (MEU) Instruction Listing, Appendix G DMS Considerations, 7-33 Driver DVR36, 3-7 DSP1 (Store or S-bus Field), Table 4-1 DSPL (Store or S-bus Field), Table 4-1 Dual Channel Port Controller (DCPC), 2-9, 7-21 DUMP Command (MDE), 10-5 DVR36 and WLOAD Use Summary, 3-7, 11-2 Dynamic Mapping System (DMS), 2-8, 3-2, 7-33

#### Е

E, Table 4-1 E-/F- to M-Series Comparison Summary, Appendix F E-Intervals, 5-2 END Pseudo-Microinstruction, 8-22 Entry Points, 6-2 ENV. Table 4-1 ENVE, Table 4-1 Environment, 3-1 EQU Pseudo-Microinstruction, 8-23 Error Messages, 9-10, 10-17, 12-5 Examples, Section 14 Executing Microprogrammed I/O Instructions, 7-30 Execution, 2-17 Execution, Assembly Language Instruction, 2-17 Execution Command, Microassembler, 9-2 Execution Times, FPP, 13-32 EXIT Command (MDE), 10-4 Extend Register, Table 2-1

## F

Fetching, 2-16 Field Decoders, Table 2-1 Field Template, 8-4 Fields, 8-4 Fields, Binary, 4-1 Fields, Microassembler, 4-2 Firmware Accessory Board (FAB), 1-3 FLAG, Table 4-1 Flip-Flops, Addressable, Table 2-1 Floating Point Processor (FPP), 13-10 Floating Point Processory, Hardware, 13-10 Format, Binary Microcode, Appendix B Formats, Microassembler, 4-2, Appendix B FORTRAN, Calling Microprograms From, 6-15 FTCH, Table 4-1, 7-14, Appendix C FPP, 13-10 FPP Accumulator Operations, 13-20 FPP Addressing, 13-23 FPP Complete Test, 13-28 FPP Controllable Functions, 13-11 FPP Data Formats, 13-12 FPP Data Operations, 13-18

FPP Execution Process, 13-33 FPP Execution Times, 13-32 FPP Exponent Format, 13-14 FPP Fix and Float Operations, 13-19 FPP Instruction Execution, 13-24 FPP Instruction Store, 13-22 FPP Instruction Word Format, 13-13 FPP Interrupt Considerations, 13-34 FPP Microprogram Example, 13-35 FPP Microprogramming Rules, 13-36 FPP MPP Micro-Orders, 13-21 FPP Operand Length, 13-17 FPP Operand Source, 13-16 FPP, Operand to, 13-25 FPP Operation, 13-15 FPP Overflow Detection, 13-29 FPP Result to CPU, 13-26 Freeze, 5-6 Functions, Computer, 2-1, 2-10, 2-12 Functions, Control Processor, 2-2, 2-10, 2-15

#### G

General Tape Format, 12-2 Guidelines for Writing Loaders, 7-34

#### Η

Hardware Floating Point Processor (FPP), 13-10 HIGH, Table 4-1 HOI, Table 4-1 HP 1000 E-Series and F-Series Microinstructions, 8-14

#### Ι

IAK, Table 4-1, 7-19 ICNT, Table 4-1 IMM, Table 4-1, 4-4 INCI, Table 4-1, 7-16, Appendix C Indirect Reference Resolution, 6-9 Initialize Phase, 12-2 Input/Output Section, 2-5 Instruction Register (IR), Table 2-1 Interrelated Functions, 2-12 Interrupt Control, Table 2-1 Interrupt Handling (IA) bus, Table 2-1, 7-29 Interrupt Handling, 7-29 Interrupt, FPP, 13-34 I/O bus, Table 2-1 I/O Control, Table 2-1, 7-25 I/O Input, 7-27 I/O Instructions, Microprogrammed, 7-22, 7-30 I/O Micro-Order Summary, 7-32 I/O Microprogrammed Example, 14-4 I/O Operation, 5-11 I/O Output, 7-26 I/O Relation to Memory Protection, 7-28 I/O Select Logic, Table 2-1 I/O Signal Generation, 7-24

I/O Signals, 7-25 I/O Special Techniques, 7-31 I/O Synchronizing, 7-23 I/O Timing Operations, 5-11 IOFF (Modifier/Special Field), Table 4-1 **IOFF** Considerations, 7-20 IOG (Modifier/Special Field), Table 4-1 IOG Considerations, 7-18, 13-1 IOI, Table 4-1, 13-1 ION, Table 4-1 IOO, Table 4-1, 13-1 IOR, Table 4-1 IR11, Table 4-1 IR8, Table 4-1 IRCM Considerations, 2-15, Table 4-1, 7-15 IRCM (FPP), 13-32

#### J

J74, Table 4-1, Appendix C JMP (Branch Field), Table 4-1 JMP, Table 4-1, 4-6 JSB (Branch Field), Table 4-1 JTAB, Table 4-1, Appendix C Jump Tables, Table 2-1, 2-14, Appendix G

#### L

L, Table 4-1 L-Register, Table 2-1 L1, Table 4-1 L4, Table 4-1 L15, Table 4-1 Label Field, 8-15 LDR, Table 4-1 LGS, Table 4-1 Library, Contributed Catalog, 1-2 Linkage, Control Memory/Main Memory, 6-10 LO, Table 4-1 LOAD Command (MDE), 10-6 Loaders, Table 2-1, 7-34 Loading Microprogramming Support Software, 3-9 LOCATE Command (MDE), 10-13 LOW, Table 4-1 LU Command (MDE), 10-7 LWF, Table 4-1

## Μ

M (Store or S-bus Field), Table 4-1 M- to E-/F-Series Comparison Summary, Appendix F M-bus, Table 2-1 M-Register, Table 2-1 M-Series Micro-Orders, Appendix F MAC0, Appendix C MAC1, Appendix C MACTABL0, Appendix C MACTABL1, Appendix C Magnitude Tests, 7-12 Main Memory Address 00 and 01, 7-2 Main Memory Operations, 5-12 Main Memory Procedures, 6-11 Main Memory Section, Table 4-1, 2-4 Main Memory/Control Memory Linkage, 6-7 Manual/Software Reference, 3-10 Mapping Control Memory- Section 6 Mapping Details, 6-2, Appendix C Mapping, See Dynamic Mapping System and DMS MBIO and MPP Considerations, 13-7 MDE Calling, 10-19 MDE Commands, 10-2 MDE Messages, 10-17 MDE Operator Command Syntax, 10-1 **MDE** Restrictions, 10-18 MDE Scheduling, 10-1, 10-13 **MDE** Sequence of Operations, 10-19 MDE, See Microdebug Editor MDEP, See Microdebug Editor MDES, See Microdebug Editor MEM Signals, 7-33 MEM, See Memory Expansion Module Memory Address Register, Table 2-1 Memory Expansion Module (MEM), 2-8 Memory Protect Considerations, 7-13 Memory Protect, 2-7 Memory Protection Relation to I/O, 7-28 Memory Timing Operations, 5-12 MESP, Table 4-1 Messages (MDE), 10-17 Messages, Error and Informative (MICRO and MXREF), 9-8 MEU Micro-Order (Store or S-bus Field), Table 4-1, Table 7-3, 7-26 MIC Pseudo-Instruction, 6-12 MIC Use Example, 6-14 MICMXE, 8-9 MICRO, 9-1, Also See Microassembler Micro-Order, Binary Field Summary, Appendix C Micro-Order Binary Formats, 4-1 Micro-Order Comparison Summary, Appendix F Micro-Order Definitions, 4-7 Micro-Order Summary, Appendix C Micro-Orders, 2-10, Table 4-1, 8-16 Micro-Orders, Special Use, Appendix C Microassembler \$CODE Command, 8-10 Microassembler \$LIST and \$NOLIST Commands, 8-12 Microassembler \$PAGE Command, 8-11 Microassembler \$PUNCH and \$NOPUNCH Commands, 8-13 Microassembler ?? Command (MDE), 10-3 Microassembler Assembly Command MIC, 8-9 Microassembler Binary Object Code, 9-4 Microassembler Control Commands, 8-8 Microassembler Cross-Reference Generator, 3-5, 9-7 Microassembler Description, 8-6 Microassembler Error Messages, 9-10 Microassembler Execution Command, 9-2 Microassembler Fields, 4-2, 8-14 Microassembler Formats, 4-2, Appendix B Microassembler Informative Messages, 9-9 Microassembler Listing Output, 9-5 Microassembler Messages, 9-8

Microassembler Output, 9-3 Microassembler Planning and Preparation, 8-1 Microassembler Preliminary Information, 8-3 Microassembler Rules, 8-7 Microassembler Symbol Table Output, 9-6 Microassembler, 3-4, 8-6, 9-1 Microassembler, Using, 9-1 Microbranches, Conditional, 4-5 Microbranches, Unconditional, 4-6 Microcycle Estimating Flowchart, 5-7 Microcycle, 2-11 Microcycle, Long, 5-2 Microcycle, Short, 5-2 Microcycle, Variable, 5-6 Microdebug Editor, 1-3, Also See MDE Microinstruction Binary Structures, 4-1 Microinstruction Formats, Section 4, Appendix B Microinstruction Register (MIR), Table 2-1 Microinstruction, 2-10, 4-1, 8-14 Microinstruction, Pseudo, 8-19 Microjump Logic (MJL), Table 2-1 Microprogram Entry, 8-5 Microprogram Planning, 8-2 Microprogram Preparation, Section 8 Microprogram, Base Set Listing, Appendix F Microprogram, Shell Sort Example, 14-3 Microprogrammable Processor Port (MPP), 13-5 Microprogrammed I/O Operation, 14-4 Microprogrammed I/O, 7-22 Microprogramming Accessories, 2-18 Microprogramming Concept, 1-1 Microprogramming Considerations, Section 7 Microprogramming Environment, 3-1 Microprogramming Examples, Section 14 Microprogramming Execution, 1-4 Microprogramming Form, Appendix D Microprogramming Hardware, 3-2, 12-6 Microprogramming Overview, 1-1 Microprogramming Preparation, Section 3 Microprogramming Process, 1-3 Microprogramming Related Products, 1-5 Microprogramming Support Software, 3-3 Microprogramming Techniques, 7-6 Microprogramming the Floating Point Processor, 13-36 Microprogramming, User 2-10 Microsubroutine, 2-11 Modified Privileged Driver, 14-4 Modifier Field Word Type II, Table 4-1 Module Selection, Appendix C MPBEN Signal, Table 13-1 MPBST Signal, Table 13-1 MPCK Use, 7-4 MPCK, Table 4-1, 7-17 MPP and MBIO Considerations, 13-8 MPP Hardware Interface, 13-6 MPP Microprogram, 13-7 MPP Signal Summary, 13-7 MPP Signals, Table 13-1 MPP, Table 4-1, 13-5 MPP1, Table 4-1, 13-27 MPP2, Table 4-1, 13-24 MPPA and MPPB (Store or S-bus Field), Table 4-1

MPPIO 0 thru 15 Signals, Table 13-1 MPY, Table 4-1 MRG, Table 4-1 MXREF, 9-7, Also See Microassembler

#### Ν

NAND, Table 4-1 NDEC, Table 4-1 NINC, Table 4-1 NINT, Table 4-1 NLDR, Table 4-1 NLT, Table 4-1 NMDE, Table 4-1 NMDE, Table 4-1 NMLS, Table 4-1 NOP (OP, Special, Store, or S-bus Field), Table 4-1 NOR, Table 4-1 NRM, Table 4-1 NRT, Table 4-1 NSAL, Table 4-1 NSFP, Table 4-1 NSNG, Table 4-1 NSOL, Table 4-1 NSTB, Table 4-1 NSTR, Table 4-1

#### 0

Object Microcode, 9-4, Appendix B Object Tape Formats, Appendix E ONE, Table 4-1 **ONES and ZERO Pseudo-Microinstruction**, 8-25 ONES, Table 4-1 OP Fields, Word Type, Table 4-1, 4-7 OP1 through OP11 and OP13, Table 4-1 Operand Field Word Type II, Table 4-1 Operand to FPP, 13-25 **Operational Overview**, 2-15 Operator Panel, Table 2-1, 2-6 **ORG** Pseudo-Microinstruction, 8-20 Overall Block Diagram, 2-3, Appendix H **Overall Timing**, 5-7 Overflow Detection, FPP, 13-29 Overflow Register, Table 2-1 Overflow, 7-9 OVFL, Table 4-1

# Р

P (Store or S-bus Field), Table 4-1 P-Interval, 5-2, 5-5 Parameter Accessing, 6-9 Parameter Assignment Example, 6-13 Parameter Passing, 6-9 PARAMETERS Command (MDE), 10-14 PASL, Table 4-1 PASS, Table 4-1 Pause, 5-5 PIRST Signal, Table 13-1 Planning, 8-2 PLRO Signal, Table 13-1 PNM, Table 4-1, 7-10 PP1SP Signal, Table 13-1 PP2SP Signal, Table 13-1 PP5 Signal, Table 13-1 Preparatory Steps, 3-1, 3-10 Programmable Read Only Memory (pROM), 1-3 pROM Generation, Section 12 pROM Hardware, 12-6 pROM Tape Generator, 3-9, 12-1 PRST, Table 4-1, 7-2 Pseudo-Microinstructions, 8-19 PTGEN Error Messages, 12-5 PTGEN Initialize Phase, 12-2 PTGEN Punch Phase, 12-3 PTGEN Verify Phase, 12-4 **PTGEN**, 12-1 Punch Phase, 12-3

# Q

Q0-Q7 Control Signals, 7-33

## R

R1, Table 4-1 **RAM Registers**, Table 2-1 Read and Write Considerations, 7-1 Read Operation Examples, 5-13, 7-2 READ, Table 4-1 **READ/WRITE** Conditional and Invalid **Operations**, 7-5 Reading from Memory, 5-13 Real Time Executive, 3-1 Registers, Table 2-1 **REPLACE** Command (MDE), 10-9 Reserved UIG Codes, 6-4 Restrictions, Microdebug Editor, 10-18 RJ30 (Modifier/Special Field), Table 4-1 RJS, Table 4-1 Rotate Shifter (R/S), Table 2-1 RPT, Table 4-1 RTE Microassembler, 3-4, Sections 8, 9 RTE Microdebug Editor, 3-6, Section 10 RTE, 3-1 RTN (OP or Branch Field), Table 4-1 RUN Command (MDE), 10-15 RUN. Table 4-1 RUNE, Table 4-1

## $\mathbf{S}$

S (Store or S-bus Field), Table 4-1 S-bus Field Word Type, Table 4-1 S-bus, Table 2-1 S1 through S11 (Store or S-bus Field), Table 4-1 Sample Privileged Driver, 14-4 SANL, Table 4-1 Save Stack, Table 2-1 Scientific Instruction Set Listing, Appendix G Select Code (SC)'bus, Table 2-1 SET Command (MDE), 10-16 Shell Sort Assembler Program, 14-3 Shell Sort Example, 14-3 SHLT, Table 4-1 Short/Long Microcycles, 5-4 SHOW Command (MDE), 10-10 Signals, BIOI, BIOO, BIOS, 13-1 Signals, MPP, 13-1 SKPF, Table 4-1 Software Entry Point Assignments, 6-2 SONL, Table 4-1 SOV, Table 4-1 SP (Store or S-bus Field), Table 4-1 Special Facilities, Computer, Section 13 Special Field Word Type, Table 4-1 Special Use Micro-Orders, Appendix C Specialized Microprogramming, Appendix C SRG1 and SRG2, Table 4-1, 7-7 SRUN, Table 4-1 STFL, Table 4-1 Store Field Word Type I and II, Table 4-1 STOV Signal, Table 13-1 SUB, Table 4-1 Summary, Controllable Functions, 2-19 Summary, I/O Micro-Orders, 7-32 Summary, Mapping to User's Area, 6-16 Summary, Microinstruction Formats, 4-8 Summary, Microprogramming Concepts, 1-6 Summary, Microprogramming Considerations, 7-35 Summary, MPP, 13-34 Summary, Preparation With The Microassembler, 8-26 Summary, Special Facilities, 13-10 Summary, Timing Considerations, 5-15 Symbol Table, 9-6 Synchronizing with I/O, 7-23

## Т

T-bus, Table 2-1 T-period, 2-11 T-Register, Table 2-1 TAB (Store or S-bus Field), Table 4-1, 7-2 Test Programs, 14-3 Timing Calculations, 5-8 Timing Control Memory Branches, 5-10 Timing Definitions, 5-2 Timing J/O Operations, 5-11 Timing Main Memory Operations, 5-12 Timing Variables, 5-3 Timing, 5-1 Timing, Special Facilities Transfer Rate Summary, 13-33 Timing Considerations, Section 5

#### U

UCS, See User Control Store, 1-3 UIG Codes, 6-3, 6-5 UIG Decoding, Appendix C UIG Mapping, Appendix C Unconditional Microbranches, 4-6 User Area UIG Codes, 6-5 User Control Store (UCS), 1-3 User Instruction Group (UIG), 6-5 User Microprogramming, 2-10 User's Area Mapping Example, 6-6

## v

Variable Microcycle with Pause Conditions, 5-8 Vendor Default Formats, 12-1 Verify Phase, 12-4

#### W

WCS Hardware, 11-1 WCS Initialization, 11-2, 14-1 WCS Software, 11-2 WCS Support Software, 11-1 WLOAD, 3-8, Section 11 Word Type I, 4-3 Word Type II, 4-4 Word Type III, 4-5 Word Type IV, 4-6 Word Type/Binary Format, 4-1 Writable Control Store (WCS), 3-2 Write Operation Example, 5-14, 7-3 Write, Table 4-1 WRITE/READ Conditional and Invalid Operations, 7-5 Writing from Memory, 5-14

## XYZ

X (Store or S-bus Field), Table 4-1 XNOR, Table 4-1 XOR, Table 4-1 Y (Store or S-bus Field), Table 4-1 ZERO and ONES Pseudo-Microinstructions, 8-25 ZERO, Table 4-1

