Programmer's Reference Manual NOVA LINE COMPUTERS

015-000023-02

Ordering No. 015-000023

© Data General Corporation 1974, 1975
All Rights Reserved.

Printed in the United States of America
Rev. 02, September 1975

NOTICE

Data General Corporation (DGC) has prepared this manual for use by DGC personnel, Licensee's, and customers. The information contained herein is the property of DGC and shall not be reproduced in whole or in part without DGC's prior written approval.

Users are cautioned that DGC reserves the right to make changes without notice in the specifications and materials contained herein and shall not be responsible for any damages (including consequential) caused by reliance on the materials presented, including, but not limited to typographical, arithmetic, or listing errors.

NOVA, SUPERNOVA, ECLIPSE and NOVADISC are registered trademarks of Data General Corporation, Southboro, Mass.

TABLE OF CONTENTS

SECTION I

THE NOVA LINE COMPUTERS

	Page
INTRODUCTION	I-1
Ffficient Basic Instruction Set	I-1
Stack	I-1
Multiply/Divide	1-1
Floating Point	I-2
Memory Allocation and Memory Management	I-2
Memory	I-2
Power Fail/Auto Restart	I-3
Real-Time Clock	I-3
Input/Output Bus	I-3
Device Addressability	I-3
Interrupt Capability	I-3
Data Channel	I-3
Ease of Interfacing	I-3
Input/Output Devices	I-4
Software	I-4
Languages	I-4 I-4
Operating Systems	1-4 I-4
Conclusion	1-4
SECTION II	
INTERNAL STRUCTURE	
	II-1
INTRODUCTION	11-1
INFORMATION FORMATS	II-1
Bit Numbering	II-1
Octal Representation	II-2
Character Codes	II-2
Information Representation	11-2
Integers	II-3
Floating Point	11-4
Logical Quantities	II-5
Decimal Numbers	II-5
INFORMATION ADDRESSING	. II-6
Word Addressing	II-6
Effective Address Calculation	. II-7
Byte Addressing	. II-8
Addressing With Address Translation Hardware	. II-9
PROGRAM EXECUTION	. 11-10
Program Flow Alteration	. II-10
Program Flow Alteration	11-10
Program Flow Interruption	

SECTION III

INSTRUCTION SETS

	Page
INTRODUCTION	III-1
INSTRUCTION FORMATS	III-1
CODING AIDS	III-3
FIXED POINT ARITHMETIC	III-5 III-5
STORE ACCUMULATOR	III-5
SUBTRACT NEGATE	III-5
ADD COMPLEMENT	III-5
INCREMENT	ш-6
LOGICAL OPERATIONS	III-7
AND	
STACK MANIPULATION	III-8
Frame Pointer	III-8
Stack Frames	III-9
Stack Protection	III-9
Stack Pointer Frame Pointer	III-9
STACK MANIPULATION INSTRUCTIONS	III-10
POP ACCUMULATOR	III-10
SAVE MOVE TO STACK POINTER	ПІ-10
MOVE TO FRAME POINTER	III-10
MOVE FROM FRAME POINTER	
PROGRAM FLOW ALTERATIONJUMP	III-11
JUMP TO SUBROUTINE INCREMENT AND SKIP IF ZERO	III-11
DECREMENT AND SKIP IF ZERO Extended Instructions	III-12
RETURN	III-11 III-12

SECTION IV INPUT/OUTPUT

	Page
INTRODUCTION	IV-1
OPERATION OF I/O DEVICES	IV-1
PRIORITY INTERRUPTS	IV-2
DATA CHANNEL	IV-3
CODING AIDS	IV-3
I/O INSTRUCTIONS DATA IN A DATA IN B DATA IN C DATA OUT A DATA OUT B DATA OUT C I/O SKIP NO I/O TRANSFER CENTRAL PROCESSOR FUNCTIONS INTERRUPT ENABLE INTERRUPT DISABLE READ SWITCHES INTERRUPT ACKNOWLEDGE MASK OUT I/O RESET HALT CPU SKIP	IV-3 IV-4 IV-4 IV-4 IV-5 IV-5 IV-5 IV-5 IV-6 IV-6
SECTION V	
PROCESSOR OPTIONS	
INTRODUCTION	V-1
POWER FAIL	V-1
MULTIPLY/DIVIDE. NOVA Multiply/Divide. Non-NOVA Multiply/Divide. MULTIPLY. DIVIDE	V-1 V-2 /V-2 V-2
REAL-TIME CLOCK SELECT RTC FREQUENCY SELECT RTC FRE	

SECTION V (Continued) PROCESSOR OPTIONS

		Page
	MEMORY MANAGEMENT	V-3
	Background to Address Translation	V-3
	ADDRESS TRANSLATION USING THE MMPU	V-5
	LOAD MAP	V-5
	LOAD DEVICE PROTECTION	V-5
	LOAD PROTECTION CONTROL	V-6
	ENABLE USER MAP	V-6
	INITIATE PAGE CHECK	
	READ STATUS	
	READ INSTRUCTION ADDRESS	V-7
	READ INVALID ADDRESS	V-8
	ENABLE SINGLE CYCLE	
	SUPERVISOR CALL	V-8
ı	SUPERVISOR PROGRAMMING FOR THE MMPU	V-9
	Setting Up For Translation	V-9
	MMPU Protection Processing	V-9
	I/O Protection	
	Validity Protection	V-10
	Runaway Defer Protection	
	Write Protection	V-10
	Device Interrupt Processing	V-10
	ADDRESS TRANSLATION USING THE MMU	₩_11
	LOAD MAP	
	INITIATE PAGE CHECK	
	PAGE CHECK	V-12
	READ MMU STATUS	V-12
	WRITE MMU STATUS	
	ADDRESS TRANSLATION USING THE MAP	37 14
	Map Feature Instruction Set	V -14
	ASSIGN LOWER LOGICAL MEMORY MAP	V - 14 V - 15
	ASSIGN LOWER LOGICAL MEMORY MAP	V-15
	WRITE PROTECT	
	READ STATUS	
	SELECT MODE	
	ENTER USER MODE	V-16
	MAP AN ADDRESS	V-16
	READ MAPPED ADDRESS	V-16
	SELECT PAGE WRITTEN CHECK	V-16
	READ PAGE WRITTEN FLAGS	V-16
	CLEAR PAGE WRITTEN FLAGS	V-17
	SKIP IF ANY VIOLATION	V-17
	SKIP IF NO VIOLATION	V-17
	SKIP IF I/O VIOLATION	V-17
	SKIP IF NO I/O VIOLATION	V-17
	SKIP IF VALIDITY VIOLATION	V-17
	SKIP IF NO VALIDITY VIOLATION	V-17

SECTION V (Continued) PROCESSOR OPTIONS

	Page
SKIP IF PROTECTION VIOLATION	V-17
SKIP IF NO VALIDITY VIOLATION	V-17
FLOATING POINT ARITHMETIC	V-18
Floating Point Unit Registers	V-18
INSTRUCTION SET	V-19
LOAD SINGLE	V-19
LOAD DOUBLE	V-19
STORE SINGLE	V-19
STORE DOUBLE	V-19
ADD SINGLE	V-20
ADD DOUBLE	V-20
SUBTRACT SINGLE	V-20
SUBTRACT DOUBLE	V-20
MULTIPLY SINGLE	V-21
MULTIPLY DOUBLE	V-21
DIVIDE SINGLE	V-21
DIVIDE DOUBLE	V-21
Temporary Buffer Instructions	V-22
MOVE FPAC TO TEMP	V-22
MOVE TEMP TO FPAC	V-22
ADD TEMP TO FPAC (SINGLE)	V-23
ADD TEMP TO FPAC (DOUBLE)	V-23
SUBTRACT TEMP FROM FPAC (SINGLE)	V-23
SUBTRACT TEMP FROM FPAC (DOUBLE)	V-23
MULTIPLY TEMP BY FPAC (SINGLE)	V-24
MULTIPLY TEMP BY FPAC (DOUBLE)	V-24
DIVIDE TEMP BY FPAC (SINGLE)	V-24
DIVIDE TEMP BY FPAC (DOUBLE)	V-24
Shift and Logical Instructions	V-25
ABSOLUTE VALUE	V-25
CLEAR FPAC	V-25
LOAD EXPONENT	V-25
NEGATE	V-25
NORMALIZE	V-25
READ HIGH WORD	V-25
SCALE	V-26
Status Instructions	V-26
READ STATUS	V-26
WRITE STATUS	V-26
Diagnostic Instructions	V-27
READ WORD 1	V-27
READ WORD 2	V-27
READ WORD 3	V-27
READ WORD 4	V-27
FPU CLOCK	V_{-27}

SECTION V (Continued)

PROCESSOR OPTIONS

	Page
Mode Settings For The Floating Point Unit	
FLOATING POINT UNIT MNEMONICS	V-29
SECTION VI	
FRONT PANEL	
INTRODUCTION	VI-1
DATA SWITCHES	VI-4
CONSOLE SWITCHES Accumulator DepositExamine Reg DepReg Exam ResetStop StartContinue DepositDeposit Next ExamineExamine Next Memory StepInst Step Program Load Channel Start Power PROGRAM LOADING Manual Loading Automatic Loading	VI-4 VI-4 VI-4 VI-5 VI-5 VI-5 VI-6 VI-6
APPENDICES	
APPENDIX A I/O DEVICE CODES AND DATA GENERAL MNEMONICS	A -2
APPENDIX B OCTAL AND HEXADECIMAL CONVERSION	B-:
APPENDIX C ASCII CHARACTER CODES	C -:
APPENDIX D DOUBLE PRECISION ARITHMETIC	D- 3
APPENDIX E INSTRUCTION USE TABLES	E -:
APPENDIX F INSTRUCTION EXECUTION TIMES	F-

SECTION I

THE NOVA LINE COMPUTERS

INTRODUCTION

The Data General Corporation NOVA® line of computers are general purpose, four-accumulator, stored-program computers, with a word length of 16 bits. The maximum amount of main memory is 32,768 16-bit words. For the NOVA 830 and NOVA 840 computers with the MMPU feature; and for the NOVA 3/12 computer with the MMU feature, the maximum amount of main memory is 131,072 16-bit words. The accumulators are also 16 bits in length and are used for arithmetic and logical operations. Furthermore, two of the accumulators can be used as index registers. Memory can be addressed either directly or by using indirect addresses. Chains of indirect addresses can be of any length. A direct memory access (DMA) data channel is provided to enable rapid data transfer between main memory and peripheral devices. The flexible design of the NOVA line of computers allows the convenient implementation of applications in all sectors of the data processing field.

The standard instruction set contains instructions that perform fixed point arithmetic and logical operations between accumulators, transfer of operands between accumulators and main memory, transfer of program control, and input/output (I/O) operations. Options are available that add instructions to this set. These additional instructions perform such operations as multiply/divide, floating point calculations, memory allocation and protection, and memory management and protection.

The NOVA line of computers is made up of the NOVA computer, the SUPERNOVA® computer, the NOVA 1200 series, the NOVA 800 series, the NOVA 2 series, and the NOVA 3 series. The NOVA 1200 series consists of the NOVA 1200 computer, the NOVA 1210 computer, the NOVA 1220 computer, and the NOVA 1200 Jumbo computer. The NOVA 800 series consists of the NOVA 800 computer, the NOVA 820 computer, the NOVA 800 Jumbo computer, the NOVA 830 computer, and the NOVA 840 computer. The NOVA 2 series consists of the NOVA 2/4 computer and the NOVA 2/10 computer. The NOVA 3 series consists of the NOVA 3/4 computer and the NOVA 3/12 computer. While these computers differ in specifics such as processing speed, they all share the same general archi-

tecture. This means that, in general, software is compatible across the entire line. To a somewhat lesser degree, hardware is also compatible across the line. The features of the NOVA line are summarized below.

Efficient Basic Instruction Set

The basic instruction set for the NOVA line of computers contains instructions that perform fixed point arithmetic and logical operations between accumulators, transfer of operands between accumulators and main memory, transfer of program control, and I/O operations. All instructions are one 16-bit word in length. The arithmetic and logical instructions have the capability to perform, in one instruction, the following sequence: perform an operation, shift the result one bit left or right, test the result of the shift, and then conditionally skip the next instruction depending upon the outcome of the test. In addition, it is possible to perform this entire sequence without affecting either of the operands. This means that complicated numerical manipulation and testing can be performed using a small number of instructions.

Stack

A Last-In/First-Out (LIFO) or push-down stack is maintained by the NOVA 3 processor. This feature provides a convenient method for the saving of return information and passing arguments between subroutines. The stack also provides an expandable area for the temporary storage of variables and intermediate results.

Multiply/Divide

The multiply/divide feature allows the multiplication and division of operands to be performed quickly, without resorting to time-consuming software routines. Two 16-bit fixed point operands can be multiplied together to yield a 32-bit fixed point result. A 16-bit fixed point operand can be divided into a 32-bit fixed point operand to yield a 16-bit fixed point quotient and a 16-bit fixed point remainder.

Floating Point

The floating point feature allows the manipulation of both single precision (32 bits) and double precision (64 bits) floating point numbers. Single precision gives 6-7 significant decimal digits while double precision gives 13-15 significant decimal digits. The decimal range of a floating point number is approximately $5.4 \times 10-79$ to $7.2 \times 10+75$ in either precision.

The floating point feature contains two 64-bit floating point accumulators. Floating point calculations can take place between these two accumulators or between one of the accumulators and operands in main memory.

Memory Allocation and Memory Management

There are three features available with NOVA line computers that perform memory allocation and memory management. All three perform logical-to-physical address translation, and two of them allow certain protection features to be implemented.

The memory allocation and protection (MAP) feature is available with the SUPERNOVA computer, the NOVA 800 computer and the NOVA 820 computer. The memory management and protection unit (MMPU) is available with the NOVA 830 computer and the NOVA 840 computer. The memory management unit (MMU) is available with the NOVA 3/12 computer.

The MAP feature allows the allocation of memory to a user in blocks of 4096 words. Up to 8 such blocks may be allocated to a user. The MMPU feature allows the allocation of memory to a user in blocks of 1024 words and up to 32 such blocks may be allocated to a user. In both cases, a user is prohibited from accessing those blocks of memory not allocated to him, thus protecting a user's area of memory from unauthorized access. Both features allow areas of memory to be write-protected and areas of memory to be allocated to more than one user, thus allowing the sharing of data and procedure areas. The blocks of memory allocated to a user do not have to be contiguous.

The address translation function which correlates a logical address to the corresponding allocated physical memory address is called an 'address map'. The MAP feature is capable of holding the map for one user at a time and memory references from the data channel are not mapped. The MMPU feature also holds only one user map at a time, but it has the capability of simultaneously mapping memory references for the data channel.

In addition to translating addresses, these two features also perform various protection functions. A user is allowed to access only those blocks of memory allocated to him. This ensures that a user does not reach out of his own areas of memory for either instructions or data. Blocks of memory allocated to

a user may be write-protected so that the user may not modify them. This allows blocks of memory containing constants or non-self-modifying procedures to be shared between users. The MAP feature detects and inhibits indirection chains that go deeper than two levels. The MMPU feature detects and inhibits indirection chains that go deeper than 16 levels. In both cases, this protects the system from becoming disabled by an indirection loop. While the MAP feature provides total I/O device protection because the user is not allowed to issue I/O instructions, the MMPU allows devices to be declared accessible or inaccessible to a user on an individual device code basis. This allows any device to be controlled by the operating system or dedicated to a user, depending upon user requirements.

The MMU allows the allocation of memory to a program in the same manner as the MMPU, but performs no protection functions. In addition, the MMU can hold two program maps and two data channel maps at the same time. Only one program map can be enabled at any one time, but both data channel maps can be enabled at the same time.

Memory

Memory is available in many forms for the different members of the NOVA line. For the NOVA computer, core memory is available in modules of 2, 4, and 8K 16-bit words. For the SUPERNOVA computer, memory is available in both core and semiconductor forms. Core memory is available in modules of both 4 and 8K 16-bit words. Semiconductor memory is available in both read/write and read-only forms in modules of 256, 512, and 1024 16-bit words. For the NOVA 1200 series of computers, both core and semiconductor memory is available. Core memory is available in modules of 4, 8, and 16K 16-bit words. Semiconductor memory is available in both read/write and readonly forms in modules of 256, 512, and 1024 16-bit words. For the NOVA 800 and 820 computers, core memory is available in modules of 4 and 8K 16-bit words. For the NOVA 830 computer, core memory is available in modules of 16K 16-bit words. For the NOVA 840 computer, core memory is available in modules of 8K 16-bit words. For the NOVA 2 series of computers, core memory is available in modules of 4, 8, and 16K 16-bit words. For the NOVA 3 series of computers, memory is available in both core and semiconductor forms. Core memory is available in modules of both 8 and 16K 16-bit words. Semiconductor memory is available in modules of 4K, 8K and 16K 16-bit words.

In addition, a memory parity option is available with the NOVA 3 series which will detect any single bit error in a word read from main memory. If desired, the parity option can interrupt the central processor upon finding an error. This allows a record to be kept of memory errors.

Rev. 02

Power Fail/Auto Restart

The power fail/auto restart feature of the NOVA line provides a "fail-soft" capability in the event of unexpected power loss. In the event of power failure, there is a delay of one to two milliseconds before the processor shuts down. The power fail portion of the feature senses the imminent loss of power and interrupts the processor. The interrupt service routine can then use this delay to store the contents of the accumulators, the program restart address, and other information that will be needed to restart the system. One to two milliseconds is enough time to execute 200 to 1500 instructions depending on the processor, so there is more than enough time to perform the power fail routine.

When power is restored, the action taken by the auto-restart portion of the feature depends upon the position of the power switch on the front panel. If the switch is in the "on" position, the processor remains stopped after power is restored. If the switch is in the "lock" position, then 50 milliseconds after power is restored, the processor executes the instruction contained in the first location of main memory, restarting the interrupted system.

The battery backup option available with the NOVA 3 series operates in conjunction with the power fail/auto restart feature to provide security for semiconductor memories in the event of a power failure. If power fails, the battery backup option will supply power to the memories for a period of up to two hours so that they will not lose their data. If further security is desired, an external battery backup option is available so that the customer can connect larger batteries and ensure the integrity of the memories for extended periods of time.

Real-Time Clock

The real-time clock feature of the NOVA line computers generates a sequence of pulses that is independent of the timing of the processor. The clock will interrupt the system at one of four programselectable frequencies. The frequencies are: ac line frequency, 10Hz, 100Hz, and 1000Hz.

Input/Output Bus

The input/output (I/O) bus is that portion of the computer that carries commands and data between the central processor and various peripheral devices connected to it. The bus is made up of a six-line device selection network, interrupt circuitry, command circuitry, and sixteen data lines.

Device Addressability

Each I/O device in a NOVA line computer system is connected to the six-line device selection network in such a way that each device will only respond to commands that contain its own device code. The fact that the selection network is made up of six lines gives $2^6 = 64$ unique device codes. Two of these codes are reserved for specific functions, but there are still 62 device codes available for use with I/O devices.

Interrupt Capability

The interrupt circuitry contained in the I/O bus provides the capability for any I/O device to interrupt the system when that device requires service. When a device requests an interrupt, the processor automatically transfers program control to the main interrupt service routine. This routine can either poll all the I/O devices in the system to find out which one initiated the interrupt or the routine can use a special instruction to identify the source of the interrupt.

The interrupt circuitry of the NOVA line also contains the capability to implement up to sixteen levels of priority interrupts. This is done with a 16-bit priority mask. Each level of device priority is associated with a bit in this mask. In order to suppress interrupts from any priority level, the corresponding bit in the mask is set to 1.

Data Channel

Handling data transfers between external devices and memory under program control requires an interrupt plus the execution of several instructions for each word transferred. To allow greater transfer rates, the I/O bus contains circuitry for a direct memory access (DMA) data channel through which a device, at its own request, can gain direct access to main memory using a minimum of processor time. At the maximum transfer rate, the data channel effectively stops the processor, but at lower rates, processing continues while data is being transferred.

Ease of Interfacing

Due to the straightforward logic and general design of the NOVA line I/O bus, customer-provided or customer-designed I/O devices may be easily interfaced to a NOVA line computer system. Information on how to interface to the NOVA line may be found in "The Interface Designer's Reference Manual" (DGC 015-000031).

Input/Output Devices

A comprehensive array of I/O devices is available from Data General for the NOVA line. This wide choice of devices, ranging from teletypewriters to line printers to video displays for man-machine interaction; and from paper tape to magnetic tape to fixed and moving-head discs for data storage allows a wide spectrum of possible configurations. Also available are various multiplexors and telecommunications adapters including an IBM 360/370 interface.

Software

The NOVA line is fully supported by proven Data General software. Because all members of the NOVA line are program compatible with each other, it is possible to create a computer system that can be easily altered or upgraded as the need arises.

Languages

In addition to an assembler and a macro-assembler, there are powerful higher-level language processors available for use with the NOVA line. Lan-

guage processors such as ALGOL, EXTENDED BASIC, FORTRAN IV, and FORTRAN 5 can be used to ease the job of implementing application systems.

Operating Systems

There is a wide array of operating systems available for the NOVA line. These range from the Stand-alone Operating System (SOS) to the Real-Time Operating System (RTOS) to the Real-Time Disc Operating System (RDOS), to the Mapped Real-Time Disc Operating System (MRDOS). SOS, RTOS, and RDOS software are designed for the small to medium-size systems, while MRDOS software is designed for the large system and gives full software support for the Memory Management and Protection Unit.


Conclusion

The internal features, software, and I/O devices available with the NOVA line of computers ensure that they will easily meet the continually changing needs of the data processing industry.

SECTION II INTERNAL STRUCTURE

INTRODUCTION

The basic structure of a NOVA line data processing system consists of a central processing unit (CPU), some amount of main memory, the I/O bus, the I/O devices connected to the I/O bus, and a console which is on the front panel of the main computer chassis.



Due to the general-purpose design of the NOVA line, the type, size, and number of memory modules and I/O devices have no effect upon the internal logical structure of the CPU. This chapter

deals with the addressing of information and the logical representation of information within the CPU, and is unaffected by those portions of the system outside the CPU.


INFORMATION FORMATS

The basic piece of information within the processor is the binary digit, or "bit". A bit is capable of representing only two quantities, 0 and 1. However, a bit cannot represent both these values at the same time. At any one point in time, a bit can either represent a 0 or a 1, never both.

The normal unit of information within the CPU is the "word". A word is made up of 16 bits. Because each bit is capable of representing two quantities, a word is capable of representing $2^{10} = 65,536$ different quantities. A word may be broken into two "bytes" of 8 bits each. A byte is capable of representing $2^8 = 256$ different quantities. I/O devices transfer information in units of bits, bytes, words or groups of words called "records" depending upon the device.

Bit Numbering

In order to avoid confusion when talking about the information contained in bytes and words, the bits that make up these units of information are numbered from left to right, with the leftmost (highorder) bit always numbered bit 0. The numbering extends to the right and is always carried out in the decimal number system. The rightmost (loworder) bit in a byte is bit 7. The rightmost bit in a word is bit 15.



Octal Representation

Because talking about the binary data contained in bytes and words would quickly become awkward and confusing if each bit were described, the octal representation of binary information will be used in this manual. To convert a piece of binary information to its octal representation, the bits in the quantity are separated into groups of three bits each, starting from the right and proceeding to the left. If the number of bits to be represented is not evenly divisible into groups of three, the leftmost group will contain one or two bits. Each group of bits can now be represented by one of eight different symbols. The digits 0-7 are used to represent the quantities 0-7. Each encoded digit is called an octal digit. Because each group of bits can contain any one of 8 values, this representation is sometimes called "base 8" representation.

Another way to represent binary information is the hexadecimal or "hex" representation. In hexadecimal, the bits in the quantity are separated into groups of four bits each and each group can be represented by one of 16 different symbols. The digits 0-9 are used to represent the quantities 0-9. The letters A-F are used to represent the quantities 10-15. Because each group of bits can contain any one of 16 values, this representation is sometimes called "base 16" representation.

The following table gives the correspondence between the various representations.

DECIMAL	BINARY	HEX	BINARY	OCTAL
0	0000	0	000	0
l ĭ	0001	1	001	1
2	0010	2	010	$\frac{1}{2}$
3	0011	3	011	3
4	0100	4	100	4
5	0101	5	101	5
6	0110	6	110	6
7	0111	7	111	7
8	1000	8	1 100	10
9	1001	9	1 001	11
10	1010	A	1 010	12
11	1011	В	1 011	13
12	1100	C	1 100	14
13	1101	D	1 101	15
14	1110	E	1 110	16
15	1111	F	1 111	17

Our normal decimal numbering system is sometimes called "base 10" representation. Because it is sometimes possible to confuse numbers written in hex or octal with those written in decimal, a subscript denoting the base will be used in cases where confusion might occur. The following examples illustrate this convention.

$$64_{10} = 40_{16} = 100_{8}$$

 $87_{10} = 57_{16} = 127_{8}$
 $63_{10} = 3F_{16} = 77_{8}$

In the last example, it is obvious that 3F is a number written in hex, but the subscript is included to erase any possible doubts.

Conversion tables for hex to decimal and octal to decimal are contained in Appendix B of this manual.

Character Codes

Within the processor, all information is represented by binary quantities. The CPU does not recognize certain bit combinations as characters and certain other bit combinations as numbers. Sooner or later, however, this information must be transferred outside the computer in some form easily understood by humans. For this reason, some standard correspondence must be made between certain bit combinations and printable symbols. The code used to implement this correspondence in I/O devices available with the NOVA line is called the American Standard Code for Information Interchange (ASCII). This code can represent 95 printable symbols plus 33 control functions. A complete table of the codes and their corresponding characters can be found in Appendix C of this manual.

Information Representation

Even though the CPU does not intrinsically recognize one information type from another, the different instructions in the instruction set expect that the information to be operated on will be in a specific format. In general, there are four different, basic information formats. They are integers, floating point numbers, logical quantities, and decimal numbers.

Integers

Integers can be represented as either signed or unsigned numbers and carried in either single or multiple precision. Single precision integers are two bytes long, while multiple precision integers are four or more bytes long. Unsigned integers use all the available bits to represent the magnitude of the number. A single two-byte word can represent any unsigned number in the inclusive range 0 to 65,535. Two words taken together as an unsigned, double precision integer can represent any number in the inclusive range 0 to 4,294,967,295.

For signed operations, the two's complement numbering system is used. In this system, the leftmost or high-order bit is used as a sign bit. If the sign bit is 0, the number is positive and the remainder of the bits in the number represent the magnitude of the number as described above. If the sign bit is 1, the number is negative and the remainder of the bits represent the two's complement of the magnitude of the number.

To create the negative of a number in the two's complement scheme, complement all the bits of the number including the sign bit. After the complementing process is finished, add 1 to the rightmost or low-order bit. If the two's complement of a negative number is formed, the result will be the corresponding positive number. There is only one representation for zero in two's complement arithmetic: it is the number with all bits zero. Forming the two's complement of zero will produce a carry out of the high-order bit and leave the number with all bits zero.

Examples:

To form the negative of 4:

$$4 = 0 \quad 000 \quad 000 \quad 000 \quad 000 \quad 100$$
complement = 1 \quad 111 \quad 100

To form the negative of 1715_{g} :

$$1715_{8} = 0 \quad 000 \quad 001 \quad 111 \quad 001 \quad 101$$

$$complement = 1 \quad 111 \quad 110 \quad 000 \quad 110 \quad 010$$

$$add \quad 1 \quad + \quad \qquad \qquad 1$$

$$-1715_{8} = 1 \quad 111 \quad 110 \quad 000 \quad 110 \quad 011$$

To form the negative of -1715_o:

$$-1715_{8} = 1 \quad 111 \quad 110 \quad 000 \quad 110 \quad 011$$

$$complement = 0 \quad 000 \quad 001 \quad 111 \quad 001 \quad 100$$

$$add \quad 1 \quad + \quad \qquad \qquad \qquad 1$$

$$1715_{8} = 0 \quad 000 \quad 001 \quad 111 \quad 001 \quad 101$$

To form the negative of 0:

Note that 0 is a positive number, i.e., its sign bit is 0.

Because the two's complement scheme has only one representation for 0, there is always one more negative number than there are non-negative numbers. The most negative number is a number with a 1 in the sign bit and all other bits 0. The positive value of this number can not be represented in the same number of bits as used to represent the negative number.

A single two-byte word can represent any signed number in the inclusive range -32,768 to +32,767. Two words taken together as a signed, double precision integer can represent any number in the inclusive range -2,147,483,648 to +2,147,483,647.

It is a property of numbers using the two's complement scheme that addition and subtraction of signed numbers are identical to addition and subtraction of unsigned numbers. The CPU just treats the sign bit as the most significant magnitude bit.

Floating Point

The floating point feature of the NOVA line allows operations on signed numbers having a much larger range than those normally represented as integers. It would take a 16-word multiple precision integer to represent the range of a NOVA line floating point number. Since floating point numbers occupy either two words for single precision or four words for double precision, and the floating point feature is much faster than multiple precision integer software routines, floating point arithmetic is used when numbers having a large range must be manipulated.

A floating point number is made up of three parts: the sign, the exponent, and the mantissa. The value of a floating point number is defined to be:


(MANTISSA) X (16 RAISED TO THE TRUE VALUE OF THE EXPONENT FIELD)

The number is signed according to the value of the sign bit. If the sign bit is 0, the number is positive; if the sign bit is 1, the number is negative.


Floating point numbers are represented internally by either 32 bits (single precision) or 64 bits (double precision).

The formats are shown below:

Single Precision



Double Precision



Bit zero is the sign bit: 0 for positive, 1 for negative.

Bits 1-7 contain the exponent. This is the power to which 16 must be raised in order to give the correct value to the number. So that the exponent field may accommodate a large range, "Excess 64" representation is used. This means that the value in the exponent field is 64 greater than the true value of the exponent. If the exponent field is zero, the true value of the exponent is -64. If the exponent field is 64, the true value of the exponent is 0. If the exponent field is 127, the true value of the exponent is 63.


Bits 8-31 for single precision and bits 8-63 for double precision contain the mantissa. This means that bit 8 of the floating point number is bit 0 of the mantissa. The mantissa is always a positive fraction greater than or equal to 1/16 and less than 1. The "binary point" can be thought of as being just to the left of bit 8. Continuing this concept then, bit 8 represents the value 1/2, bit 9 represents the value 1/4, bit 10 represents the value 1/8, and so on.

In order to keep the mantissa in the range of 1/16 to 1, the results of floating point arithmetic are "normalized". Normalization is the process whereby the mantissa is shifted left one hex digit at a time until the high-order four bits represent a nonzero quantity. For every hex digit shifted, the exponent is decreased by one. Since the mantissa is shifted four bits at a time, it is possible for the high-order three bits of a normalized mantissa to be zero.


Zero is represented by a floating point number with all bits zero. This is true for both single and double precision. This is known as "true zero". When a calculation results in a zero mantissa, the floating point processor automatically converts the number to a true zero. Note that true zero is positive. It is not possible to obtain negative zero as the result of a calculation.

Floating point operands in memory are represented by two words for single precision and by four words for double precision. The formats are shown below:

Single Precision



Double Precision



Logical Quanities

Logical operations in the NOVA line can be performed upon individual bits, bytes, or words. When using the logical operations, quantities operated on are treated as unstructured binary quantities. The number of bits, bytes, or words operated upon depends on the particular instruction.

Decimal Numbers

Decimal numbers may be represented internally in two ways, character decimal and packed decimal. In character decimal, the number is made up of a string of ASCII characters and the sign, if present, may appear in one of four places. The sign of the number may be indicated by a leading or trailing byte which contains the ASCII code for plus $(2B_{16})$ or minus $(2D_{16})$. Alternatively, either the highorder digit or the low-order digit of the number

may indicate the sign in addition to carrying a digit of the number. The table below gives the correspondence between certain ASCII characters and the sign and digit values that they carry.

SIGN	DIGIT	ASCII	HEX
VALUE	VALUE	CHARACTER	CODE
	VALUE 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4		
	5	N	4E
	6	O	4F
-	6	O	4 F
	7	P	50
-	8	Q	51
	9	R	52

The digits that are not carrying the sign must be valid ASCII characters for the digits 0-9 $(30_{16}^{-39}_{16})$.

Examples:

In the following examples, the hex value of a byte is shown inside the box; the corresponding ASCII character is shown beneath the box.

+2,048 (leading sign)	2B	32	30	34	38
	+	2	0	4	8
-1,756 (trailing sign)	31	37	35	36	2D
	1	7	5	6	-
+1,850 (high-order sign)	41	38	ე5	30	
	Α	8	5	0	
-3,970 (low-order sign)	33	39	37	7D	
	3	,9	7	}	

For packed decimal, each digit of the decimal number occupies one hex digit. The sign is specified by a trailing hex digit. The number must start and end on a byte boundary. In other words, the number cannot start or end halfway through a byte. This means that a packed decimal number will always consist of an odd number of digits followed by the sign. The sign must be either C_{16} for plus or D_{16} for minus. The only valid codes for digits are $0^{-9}16^{\circ}$

Examples:

In the following examples, the hex value of a digit is shown within the box; the corresponding decimal digit is shown beneath the box.

	Ву	/te	Ву	/te	By	/te
+ 2,048	0	2	0	4	8	С
	0	2	0	4	8	+
+32,456	3	2	4	5	6	С
	3	2	4	5	6	+
- 1,756	0	1	7	5	6	D
-	0	1	7	5	6	•
-25,989	2	5	9	8	9	D
	2	5	9	8	9	-


INFORMATION ADDRESSING

The information formats described in the preceding section give a way of representing different types of data in main memory. Operations cannot be performed upon these data types, however, unless they can be addressed by the CPU. The address of a piece of information is its location in main memory. Once the CPU knows the address of a piece of information, the desired operation can be performed.

Word Addressing

Main memory is partitioned into 2-byte words, and each word has an address. The first word in mem-


ory has the address 0. The next word has the address 1, the next word has the address 2, and so on. Word addressing is used to address integers, floating point numbers, and logical quantities that are formatted in units of words.



Effective Address Calculation

There are six instructions in the NOVA line instruction set that directly reference memory using word addressing. These instructions use eleven bits in the instruction to define the address of the desired word. These eleven bits do not directly specify the address, but are used in a calculation which results in the address of the desired word. The resultant address is called the "effective address" or "E", and the calculation is called the "effective address calculation".

The eleven bits in an instruction that are used in the effective address calculation, are bits 5-15. Their format is shown below.



Bit 5 is called the "indirect bit", bits 6 and 7 are called the "index bits", and bits 8-15 are called the "displacement bits".

If the index bits are 00, the displacement is used as an unsigned 8-bit number to address one of the first 256_{10} words in memory. This is called "page zero addressing" and this first block of 256 words is known as "page zero".

If the index bits are 01, the displacement is treated as a signed, two's complement number, which is added to the address of the instruction to produce a memory address. This is called "relative addressing". By relative addressing, any instruction which uses the effective address calculation can directly address any word in storage whose address is in the range -128₁₀ to +127₁₀ from the instruction.


If the index bits are 10, accumulator 2 is used as an index register. If the index bits are 11, accumulator 3 is used as an index register. In this form of word addressing, known as "index register addressing", the displacement is treated as a signed, two's complement number which is added to the contents of the selected index register to produce a memory address. In index register addressing, the addition of the displacement to the contents of index register does not change the value contained in the index register.

The result of the addition performed in relative addressing and index register addressing is "clipped" to 15 bits. In other words, the high-order bit of the result is set to 0. For example, if accumulator 2 is to be used as an index register and contains the number 077774_8 , and the displacement bits contain the number 012_8 , then the result of the addition would be 000006_8 , not 100006_8 .

After one of the three types of addresses has been computed from the index and displacement bits, the indirect bit is tested. If this bit is zero, the address already computed is taken as the effective address. If the indirect bit is one, the word addressed by the result of the index and displacement bits is assumed to contain an address. In this word bit 0 is the indirect bit and bits 1-15 contain an address. If bit 0 of the referenced word is 1, another level of indirection is indicated, and bits 1-15 contain the address of the next word in the indirection chain. The processor will continue to follow this chain of indirect addresses until a word is retrieved with bit 0 set to 0. Bits 1-15 of this word are taken to be the effective address.

If an indirect address points to a location in the range 20-278 (auto-increment locations), that word is fetched, the contents of the word are incremented by one and written back into the location. This updated value is then used to continue the addressing chain. If an indirect address points to a location in the range 30-378 (auto-decrement locations), that word is fetched, the contents of the word are decremented by one and written back into the location. The updated value is then used to continue the addressing chain.


NOTE When referencing auto-increment and auto-decrement locations, the state of bit 0 before the increment or decrement is the condition upon which the continuation of the indirection chain is based. For example: if an auto-increment location contains 1777778, and the location is referenced as part of an indirection chain, location 0 will be the next address in the chain.



An effective address is always 15 bits in length. This means that an instruction which uses the effective address calculation can address any one of 32,768₁₀ words. This gives rise to the concept of an "address space", which, in the NOVA line, contains 64K bytes or 32,768 2-byte words.

Byte Addressing

While bytes in main memory cannot be directly addressed by the CPU, there is a convenient programming method for manipulating individual bytes of information. This technique involves the use of a 'byte pointer'. A byte pointer is a word in which bits 0-14 are the address in memory of a 2-byte word. Bit 15 of the byte pointer is the 'byte indicator'. If the byte indicator is 0, the referenced byte is the high-order (bits 0-7) byte of the word addressed by byte pointer bits 0-14. If the byte indicator is 1, the referenced byte is the low-order (bits 8-15) byte of the word addressed by byte pointer bits 0-14.




Programming routines to load and store individual bytes using byte pointers are given in Appendix E of this manual.

Addressing With Address Translation Hardware

The concept of an address space was introduced in the discussion of effective address calculation. The "program" or "logical" address space is that amount of memory that can be referenced by instructions in a program. The maximum logical address space available to a program running on a NOVA line computer is 64K bytes or 32K words.

The "physical" address space is that amount of physical memory that can be referenced by the CPU. If none of the address translation features are installed, the maximum physical address space available to the CPU is 64K bytes or 32K words, and the logical address space is equal to the physical space. For a NOVA line computer with the MAP feature installed, the maximum physical address space is still 64K bytes, but the logical address space need not be equal to the physical space. For a NOVA line computer with either the MMPU or the MMU feature installed, the maximum physical address space is 256K bytes and the logical address space is some subset of the physical space.

Installation of an address translation feature has no effect on logical addressing. Addressing calculations remain the same. The address translation features come into play when the CPU tries to use a 15-bit address to reference memory. The address translation features intercept the memory reference and the 15-bit address. The MAP feature translates this 15-bit address into another 15-bit address and uses the new address to perform the memory reference. The MMPU and the MMU features translate the 15-bit address from the CPU into a 17-bit address and use this new address to perform the memory reference.




PROGRAM EXECUTION

Programs for the NOVA line consist of sequences of instructions that reside in main memory. The order in which these instructions are executed depends on a 15-bit counter called the "program counter". The program counter always contains the address of the instruction currently being executed. After the completion of each instruction the program counter is incremented by one and the next instruction is fetched from this address. This method of operation is called "sequential operation" and the instruction fetched from the location addressed by the incremented program counter is called the "next sequential instruction".

Program Flow Alteration

Sequential operation can be explicitly altered by the programmer in two ways. Jump instructions alter program flow by inserting a new value into the program counter. Conditional skip instructions can alter program flow by incrementing the program counter an extra time if a specified test condition is true. In the case of a conditional skip instruction when the test condition is true, the next sequential instruction is not executed because it is not addressed. After either a jump instruction or a




successful conditional skip instruction, sequential operation continues with the instruction addressed by the updated value of the program counter.

Bacause the program counter is 15 bits in length, it can address 32,768 separate memory locations. The next memory location after 777778 is location 0, and the location before 0 is location 777778. If the program counter rolls from 777778 to 0 in the course of sequential operation, no indication is given and processing continues with the location addressed by the updated value of the program counter.

Program Flow Interruption

The normal flow of a program may be interrupted by external or exceptional conditions such as I/O interrupts or various kinds of faults. In this case, the address of the next sequential instruction in the interrupted program is saved by the CPU so that the I/O handler or the various fault handlers can return control to the program at the correct point. Once the address of the next sequential instruction in the program has been placed in the program counter by the fault handler, sequential operation of the program resumes.



SECTION III INSTRUCTION SETS

INTRODUCTION

The instruction set implemented on the NOVA line is divided into 5 instruction sets. There are instruction sets available for fixed point arithmetic, logical operations, program flow alteration, floating point arithmetic, and I/O operations. In addition, instruction sets which are a mixture of I/O instructions are available for programming the stack feature, MMPU, MMU, and MAP features, the RTC feature, the power fail/auto-restart feature, and certain CPU functions.

INSTRUCTION FORMATS

There are four different formats for instructions on the NOVA line. These formats allow an extensive instruction set while still keeping the instruction length to one word. The four formats and their general layouts are described below.

NO ACCUMULATOR-EFFECTIVE ADDRESS

0	0	0	OP C	ODE	@	IN	ΣEX		DISPLACEMENT						
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

In the No Accumulator-Effective Address format instructions, bits 0-2 are 000, and bits 3-4 contain the operation code. The effective address is computed from bits 5-15 as described under "Effective Address Calculation".

ONE ACCUMULATOR-EFFECTIVE ADDRESS


Г	O OP CODE AC				Ç	@	IND	EX			DISP	LAC	ЕМ	ENT		
$\overline{}$			2	3	4	5	6	7	8	9	<u>' 10</u>	11	12	13	14	15

In the One Accumulator-Effective Address format instructions, bit 0 is 0, and bits 1-2 contain the operation code. Bits 3-4 specify the accumulator for the operation. The effective address is computed from bits 5-15 as described under "Effective Address Calculation".

TWO ACCUMULATOR-MULTIPLE OPERATION

ı	ACS		AÇD		OP CODE			SH		ç		#	ŞKIP		
$\overline{}$	' 1	2	- 3	4	-5	6	7	8	9	0	11	12	13	14	15

In the Two Accumulator-Multiple Operation format instructions, bit 0 is 1, bits 1 and 2 specify the source accumulator, bits 3 and 4 specify the destination accumulator, bits 5-7 contain the operation code, bits 8 and 9 specify the action of the shifter, bits 10 and 11 specify the value to which the carry bit will be initialized, bit 12 specifies whether or not the result will be loaded into the destination accumulator, and bits 13-15 specify the skip test. Each instruction in this format utilizes an arithmetic unit whose logical organization is illustrated below.




Each instruction specifies two accumulators to supply operands to the function generator, which performs the function specified by bits 5-7 of the instruction. The function generator also produces a carry bit whose value depends upon three quantities: an initial value specified by the instruction, the inputs, and the function performed. The initial value may be derived from the previous value of the carry bit, or the instruction may specify an independent value.

The 17-bit output of the function generator, made up of the carry bit and the 16-bit function result, then goes to the shifter. In the shifter, the 17-bit result can be rotated one place right or left, or the

two 8-bit halves of the function result can be swapped without affecting the carry bit. The 17-bit output of the shifter can then be tested for a skip. The skip sensor can test whether the carry bit or the rest of the 17-bit result is or is not equal to zero. After the skip sensor has tested the shifter output, it can be loaded into the carry bit and the destination accumulator. Note, however, that loading is not necessary. An instruction in this format can perform a complicated arithmetic and shifting operation and test the result for a skip without affecting the carry bit or either of the operands.

INPUT/OUTPUT



In the Input/Output format instructions, bits 0-2 are 011, bits 3-4 specify the accumulator for the operation, bits 5-7 contain the operation code, bits 8-9 specify the control signal to be used, and bits 10-15 contain the device code of the referenced device.

CODING AIDS

In the descriptions of the separate instructions, the general form of how the instruction is coded in assembly language is given along with the instruction. The general form of how an instruction may be coded has the following format:

MNEMONIC < optional mnemonics > OPERAND STRING

The mnemonic must be coded exactly as shown in the instruction description. Some instructions have optional mnemonics that may be appended to the main mnemonic if the option is desired. The operand string is made up of the operands for the given instruction.

The symbols <> and = are used in this manual to aid in defining the instructions. These symbols are not coded; they act only to indicate how an assembly language instruction may be written. Their general definition is given below.

- Indicates optional operands or mnemonics. The operand enclosed in the brackets (e.g., <#>) may be coded or not, depending on whether or not the associated option is desired.
- Indicates specific substitution is required. Substitute the desired accumulator, address, name, number, or mnemonic.

The following abbreviations are used throughout this manual:

AC = Accumulator

ACS = Source Accumulator

ACD = Destination Accumulator

FPAC = Floating Point Accumulator

In the instructions that utilize an effective address, the following coding conventions are used:

The indirect bit (bit 5) is set to 1 by coding the symbol @ anywhere in the effective address operand string.

The index bits are set by coding a comma followed by one of the digits 0-3 as the last operand of the operand string. If no index is coded, the bits are set to 00. The character "period" (.) can be used to set the index bits to 01. "Period" can be read to mean "address of the current instructions". When the period is used, it is followed by either a plus or a minus sign followed by the displacement e.g., ".+7", or ".-2".

The displacement is coded as a signed number in the current assembler radix. This radix is the numbering system in which the programmer supplies numbers to the assembler. The default radix is Base 8 or octal. The assembler radix can be changed by using the RADIX statement.

The assembler available with the NOVA line allows the programmer to place labels on instructions or locations in memory. When the assembler comes upon a label in the operand string of an effective address instruction, it automatically sets the index and displacement bits to the correct values. For a detailed discussion of the features and operation of the NOVA line assembler, see the assembler manual (DGC 093-000017).

The fixed point and logical instructions which use the two accumulator-multiple operation format have several options that can be obtained by appending suffixes to the instruction mnemonic and by coding optional operands in the operand string. The characters to be coded are given below with their results. The characters in the column titled "class abbreviation" refer to specific fields in the two accumulator-multiple operation format. The characters in the column titled "coded character" show the various characters which may be coded for this option. The numbers in the column titled "result bits" show the bit settings in these fields resulting from each coded character. The comments in the column titled "operation" describe the effect of these bit settings.

CLASS ABBREVIATION	CODED CHARACTER	RESULT BITS	OPERATION
С	(option omitted)	00	Do not initialize the carry bit.
	z	01	Initialize the carry bit to 0.
	0	10	Initialize the carry bit to 1.
	С	11	Initialize the carry bit to the complement of its present value.
SH	(option omitted)	00	Leave the result of the arith- metic or logical operation un- affected.
	L	01	Combine the carry and the 16- bit result into a 17-bit number and rotate it one bit left.
	R	10	Combine the carry and the 16- bit result into a 17-bit number and rotate it one bit right.
	S	11	Exchange the two 8-bit halves of the 16-bit result without affecting the carry.
#	(option omitted)	0	Load the result of the shift operation into ACD.
	#	1	Do not load the result of the shift operation into ACD.

The following diagrams illustrate the operation of the shifter.


Coded Character

Shifter Operation


L Left rotate one place. Bit 0 is rotated into the carry position, the carry bit into bit 15.



R Right rotate one place. Bit 15 is rotated into the carry position, the carry bit into bit 0.



S Swap the halves of the 16-bit result. The carry is not affected.



The following operands initiate operations that test the result of the shift operation. If the tested condition is true, the next sequential instruction is skipped.

	CLASS ABBREVIATION	CODED CHARACTER	RESULT BITS	OPERATION					
	SKIP	(option omitted)	000	Never skip.					
1		SKP	001	Always skip.					
1		SZC	010	Skip if carry $= 0$.					
1		SNC	011	Skip if carry $\neq 0$.					
1		SZR	100	Skip if result $= 0$.					
ļ		SNR	101	Skip if result $\neq 0$.					
		SEZ	110	Skip if either carry or result $= 0$.					
		SBN	111	Skip if both carry and result $\neq 0$.					


NOTE For the NOVA 3 series of computers, instructions in the Two Accumulator-Multiple Operation format must not have both the "No Load" and the "Never Skip" options specified at the same time. These bit combinations are used by other instructions in the instruction set.

As an example of how to use these tables, assume that accumulator 3 contains a signed, two's complement number. Now consider the problem of determining whether this number is positive or negative. One way to determine this would be to place the number zero in another accumulator and use the SUBTRACT instruction, but this requires an extra instruction and also destroys the previous contents of the other accumulator. Another way to determine the sign of the number in accumulator 3 is to use the MOVE instruction and the power of the two accumulator-multiple operation format. With the MOVE instruction, the contents of AC3 can be placed in the shifter and shifted one bit to the left. This places the sign bit in the carry bit. The carry bit can then be tested for zero. In order to preserve the number in AC3, the instruction can prevent the output of the shifter from being loaded back into AC3.

The general form of the MOVE instruction is:

$$MOV < \underline{\underline{c}} > < \underline{\underline{sh}} > < # > \underline{\underline{acs}}, \underline{\underline{acd}} < , \underline{\underline{skip}} >$$


The general bit pattern of the MOVE instruction is:



To shift the number in AC3 one bit left without destroying the number, and skip the next sequential instruction if the bit shifted into the carry bit is zero, the following instruction could be coded:

MOVL# 3,3,SZC

This instruction would assemble into the following bit pattern:




FIXED POINT ARITHMETIC

The fixed point instruction set performs binary arithmetic on operands in accumulators. The operands are 16 bits in length and can be either signed or unsigned. The instruction set provides for loading, storing, adding, and subtracting.

LOAD ACCUMULATOR


LDA \underline{ac} , <@>displacement<, index>



The word addressed by the effective address, "E", is placed in the specified accumulator. The previous contents of the AC are lost. The contents of the location addressed by "E" remain unchanged.

STORE ACCUMULATOR

STA ac, < @ > displacement < , index >



The contents of the specified accumulator are placed in the word addressed by the effective address, "E". The previous contents of the location addressed by "E" are lost. The contents of the specified accumulator remain unchanged.

ADD

$$ADD < \underline{\underline{c}} > < \underline{\underline{sh}} > < # > \underline{\underline{acs}}, \underline{\underline{acd}} < , \underline{\underline{skip}} >$$

ı	ACS		AÇD		1	Ī	0	SH		C		#	SKIP		•
0	' I	2	3	4	5	6	7	8	9	10	- 11	12	13	14	15

The carry bit is initialized to the specified value. The number in ACS is added to the number in ACD and the result is placed in the shifter. If the addition produces a carry of 1 out of the high-order bit, the carry bit is complemented. The specified shift operation is performed and the result of the shift is placed in ACD if the no-load bit is 0. If the skip condition is true, the next sequential instruction is skipped.

NOTE If the sum of the two numbers being added is greater than 65,535₁₀, the carry bit is complemented.

SUBTRACT

$$SUB < \underline{c} > < \underline{sh} > < \# > \underline{acs}, \underline{acd} < , \underline{skip} >$$

	1	ACS		AÇD		1 0 1		SH		Ç		#		SKIP			
	0		2	3	4	5	6	7	8	9	10	11	12	13	14	15	,

The carry bit is initialized to its specified value. The number in ACS is subtracted from the number in ACD by taking the two's complement of the number in ACD and adding it to the number in ACD. The result of the addition is placed in the shifter. If the operation produces a carry of 1 out of the high-order bit, the carry bit is complemented. The specified shift operation is performed and the result of the shift is placed in ACD if the no-load bit is 0. If the skip condition is true, the next sequential instruction is skipped.

NOTE If the number in ACS is less than or equal to the number in ACD the carry bit is complemented.

NEGATE

$$NEG < \underline{c} > < \underline{sh} > < \# > \quad \underline{acs}, \underline{acd} < , \underline{skip} >$$

The carry bit is initialized to the specified value. The two's complement of the number in ACS is placed in the shifter. If the negate operation produces a carry of 1 out of the high-order bit, the carry bit is complemented. The specified shift operation is performed and the result is placed in ACD if the no-load bit is 0. If the skip condition is true, the next sequential instruction is skipped.

NOTE If ACS contains 0, the carry bit is complemented.


ADD COMPLEMENT

$$ADC < c > < sh > < # > acs, acd < , skip >$$

The carry bit is initialized to the specified value. The logical complement of the number in ACS is added to the number in ACD and the result is placed in the shifter. If the addition produces a carry of 1 out of the high-order bit, the carry bit is complemented. The specified shift operation is performed, and the result of the shift is loaded into ACD if the no-load bit is 0. If the skip condition is true, the next sequential instruction is skipped.

NOTE If the number in ACS is less than the number in ACD, the carry bit is complemented.

MOVE



The carry bit is initialized to the specified value. The contents of ACS are placed in the shifter. The specified shift operation is performed and the result of the shift is loaded into ACD if the no-load bit is 0. If the skip condition is true, the next sequential instruction is skipped.

Example:

The MOVE instruction can be used to perform a signed divide by a power of 2 without using another accumulator. The following sequence of instructions will divide the signed, two's complement number in AC2 by 4 without using another accumulator.

MOVL# 2,2,SZC ;SKIP IF POSITIVE
MOVOR 2,2,SKP ;SHIFT RIGHT WITH 1 AND
; SKIP
MOVZR 2,2,SKP ;SHIFT RIGHT WITH 0 AND
; SKIP
MOVOR 2,2,SKP ;SHIFT RIGHT WITH 1 AND
; SKIP
MOVZR 2,2 ;SHIFT RIGHT WITH 0 AND
; DON'T SKIP

Shifting a number right one bit position is equivalent to dividing the number by 2 and rounding down. To perform division of a signed number in this manner, the bit shifted into the high-order bit must be equal to the sign bit. The first instruction determines whether to shift in a 0 or a 1.

INCREMENT

The carry bit is initialized to the specified value. The number in ACS is incremented by one and the result is placed in the shifter. If the incrementation produces a carry of 1 out of the high-order bit, the carry is complemented. The specified shift operation is performed, and the result of the shift is loaded into ACD if the no-load bit is 0. If the skip condition is true, the next sequential instruction is skipped.

NOTE If the number in ACS is 1777778 the carry bit is complemented.

LOGICAL OPERATIONS

The logical instruction set performs logical operations on operands in accumulators. The operands are 16 bits long and are treated as unstructured binary quantities. The logical operations included in this set are: AND, and COMPLEMENT.

COMPLEMENT

The carry bit is initialized to the specified value. The logical complement of the number in ACS is placed in the shifter. The specified shift operation is performed and the result is placed in ACD if the no-load bit is 0. If the skip condition is true, the next sequential instruction is skipped.

AND

The carry bit is initialized to the specified value. The logical AND of ACS and ACD is placed in the shifter. Each bit placed in the shifter is 1 only if the corresponding bit in both ACS and ACD is one; otherwise the result bit is 0. The specified shift operation is performed and the result is placed in ACD if the no-load bit is 0. If the skip condition is true, the next sequential instruction is skipped.


STACK MANIPULATION

An important feature of the NOVA 3 series of computers is the stack manipulation facility. A Last-In/First-Out (LIFO) or "Push-Down" stack is maintained by the processor. The stack facility provides an expandable area of temporary storage for variables, data, return addresses, subroutine arguments, etc. An important byproduct of the stack facility is that storage locations are reserved only when needed. When a procedure is finished with its portion of the stack, those memory locations are reclaimed and are available for use by some other procedure.

The operation of the stack depends upon the contents of two hardware registers. The registers and their contents are described below.

Stack Pointer

The stack pointer is the address of the "top" of the stack and is affected by operations that either "push" objects onto or "pop" objects off of the stack. A push operation increments the stack pointer by 1 and then places the "pushed" object in the word addressed by the new value of the stack pointer. A pop operation takes the word addressed by the current value of the stack pointer and places it in some new location and then decrements the stack pointer by 1.



Frame Pointer


The frame pointer is used to reference an area in the user stack called a "frame". A frame is that portion of the stack which is reserved for use by a certain procedure. The frame pointer usually points to the first available word minus 1 in the current frame. The frame pointer is also used by the RETURN instruction to reset the user stack pointer.

Return Block

A return block is defined as a block of five words that is pushed onto the stack in order to allow convenient return to the calling program. The format of the return block, therefore, is determined by how it is used in the return sequence. The format of the return block is as follows:

WORD # POPPED	DESTINATION
1	Bit 0 placed in the carry bit. Bits 1-15 placed in the program counter.
2	AC3
3	AC2
4	AC1
5	AC0

In the stack, the return block looks like this:



Stack Frames

In order to implement re-entrant subroutines, a new area of temporary storage must be available for each execution of a called subroutine. The easiest way to accomplish this is for the subroutine to use the stack for temporary storage. A "stack frame" is defined as that portion of the stack which is available to the called routine. In general, the stack frame belonging to a subroutine begins with the first word in the stack after the return block pushed by the called routine and contains all words in the stack up to, and including, the return block pushed by any routine which the called routine calls. Variables and arguments can be transmitted from the calling routine to the called routine by placing them in prearranged positions in the calling routine's stack frame. Because the SAVE instruction sets the frame pointer to the last word in the return block, these variables and arguments can be referenced by the called program as a negative displacement from the frame pointer. The called routine should ensure that reference to the calling routine's stack frame is made only with the permission of the calling routine.

Stack Protection

During every instruction that pushes data onto the stack, a check is made for stack overflow. If the instruction places data in a word whose address is an integral multiple of 25610, a stack overflow is indicated. If a stack overflow is indicated, the in-

struction is completed, an internal stack overflow flag is set to 1, and, if the Interrupt On flag is 1, a stack fault is performed. If the Interrupt On flag is 0, the stack overflow flag remains set to 1, and as soon as the interrupt system is enabled, the stack fault is performed.

When a stack fault is performed, if a program map is enabled, it is inhibited; the Interrupt On flag is set to 0; the stack overflow flag is set to 0; the updated program counter is stored in physical location 0; and the processor executes a "jump indirect" to physical location 3.

Initialization of the Stack Control Registers

Before the first operation on the stack can be performed, the stack control registers must be initialized. The rules for initialization are as follows:

Stack Pointer

The stack pointer must be initialized to the beginning address of the stack area minus one.

Frame Pointer


If the main user program is going to use the frame pointer, it should be initialized to the same value as the stack pointer. Otherwise, the frame pointer can be initialized in a subroutine by the SAVE instruction.

STACK MANIPULATION INSTRUCTIONS

The stack feature of the NOVA 3 computer is programmed with eight I/O instructions which use the device code 01. Although the instructions are in the standard I/O format, the operation of these instructions is in no way similar to I/O instructions.

PUSH ACCUMULATOR


PSHA ac



The contents of the specified accumulator are pushed onto the top of the stack. The contents of the specified accumulator remain unchanged.

POP ACCUMULATOR


POPA ac



The specified accumulator is filled with the word popped off the top of the stack.

SAVE

SAV




A return block is pushed onto the stack. After the fifth word of the return block is pushed, the value of the stack pointer is placed in the frame pointer and in AC3. The contents of accumulators 0, 1, and 2 remain unchanged. The format of the five words pushed is as follows:

WORD # PUSHED	CONTENTS						
1	AC0						
2	AC1						
3	AC2						
4	Bit 0=0 Bits 1-15=frame pointer before the SAVE						
5	Bit 0=carry bit Bits 1-15=Bits 1-15 of AC3						

MOVE TO STACK POINTER


MTSP ac



Bits 1-15 of the specified accumulator are placed in the stack pointer. The contents of the specified accumulator remain unchanged.

MOVE TO FRAME POINTER


MTFP ac



Bits 1-15 of the specified accumulator are placed in the frame pointer. The contents of the specified accumulator remain unchanged.

MOVE FROM STACK POINTER


MFSP ac



The contents of the stack pointer are placed in bits 1-15 of the specified accumulator. Bit 0 of the specified accumulator is set to 0. The contents of the stack pointer remain unchanged.

MOVE FROM FRAME POINTER

MFFP ac





The contents of the frame pointer are placed in bits 1-15 of the specified accumulator. Bit 0 of the specified accumulator is set to 0. The contents of the stack pointer remain unchanged.

PROGRAM FLOW ALTERATION

As stated previously, the normal method of program execution is sequential. That is, the processor will continue to retrieve instructions from sequentially addressed locations in memory until directed to do otherwise. Instructions are provided in the instruction set that alter this sequential flow. Program flow alteration is accomplished by placing a new value in the program counter. Sequential operations will then continue with the instruction addressed by this new value. Instructions are provided that change the value of the program counter, change the value of the program counter and save a return address, or modify a memory location by incrementing or decrementing and skip the next sequential instruction if the result is zero.

JUMP






The effective address, "E" is computed and placed in the program counter. Sequential operation continues with the word addressed by the updated value of the program counter.

JUMP TO SUBROUTINE

JSR $< @ > \underline{\text{displacement}} < , \underline{\text{index}} >$




The effective address, "E" is computed. Then the present value of the program counter is incremented by one and the result is placed in AC3. "E" is then placed in the program counter and sequential operation continues with the word addressed by the updated value of the program counter.

NOTE The computation of "E" is completed before the incremented program counter is placed in AC3.

INCREMENT AND SKIP IF ZERO


ISZ < @> displacement<, index>



The word addressed by "E" is incremented by one and the result is written back into that location. If the updated value of the location is zero, the next sequential instruction is skipped.

DECREMENT AND SKIP IF ZERO

DSZ $< @> \underline{\text{displacement}} <, \underline{\text{index}} >$




The word addressed by "E" is decremented by one and the result is written back into that location. If the updated value of the location is zero, the next sequential instruction is skipped.

Extended Instructions

The following two program flow alteration instructions are available with the NOVA 3 series of computers.

RETURN

RET




The contents of the frame pointer are placed in the stack pointer and then five words are popped off the stack and placed in predetermined locations. The words popped and their destinations are as follows:

WORD # POPPED	DESTINATION
1	Bit 0 is placed in the carry bit. Bits 1-15 are placed in the program counter.
2	Bits 1-15 are placed in the frame pointer. Bits 0-15 are placed in AC3.
3	AC2
4	AC1
5	AC0

Sequential operation continues with the word addressed by the updated value of the program counter.

TRAP

TRAP acs, acd, trap number



If a program map is enabled, it is inhibited. The logical address of this instruction is placed in bits 1-15 of physical location 40_8 and bit 0 of this location is set to 0. Then the processor executes a 'jump indirect' to physical location 41_8 . The state of the Interrupt On flag is unaltered.

NOTE The mnemonic TRAP and the instruction format illustrated above will only work with the DGC Macro Assembler. If the program is to be assembled using the Assembler or the Extended Assembler, this function can be performed by coding an instruction in the Two Accumulator/Multiple Operation format with the "No Load" and the "Never Skip" options both specified. The trap number can be constructed in bits 5-11 by specifying the correct operation code, shift command, and carry command.

SECTION IV INPUT/OUTPUT

INTRODUCTION

In order for the processor to perform useful work for the user, there must be some method for the program to transfer information outside the machine. The Input/Output (I/O) instruction set provides this facility. There are eight I/O instructions which allow the program to communicate with I/O devices, control the I/O interrupt system, control certain processor options, and to perform certain processor functions.

The NOVA line has a 6-bit device selection network, corresponding to bits 10-15 in the I/O instruction format. Each device is connected to this network in such a way that each device will only respond to commands with its own device code. Each device also has two flags, Busy and Done, which control its operation. When Busy and Done are both 0, the device is idle and cannot perform any operations. To start a device, the program must set Busy to 1 and set Done to 0. When a device has finished its operation, it sets Busy to 0 and Done to 1. The case of Busy and Done both set to 1 is a meaningless situation and will produce unpredictable results.

The format for the I/O instructions is illustrated below.

0	Τ	Ī	А	C	OP	СО	DE	CONTROL		 DEV	ICE	CODE		
$\overline{}$	 		٦,	4			 		Ч	 11	-12	13	14	

Bits 0-2 are 011, bits 3-4 specify the AC, bits 5-7 contain the operation code, bits 8-9 control the Busy and Done flags in the device, and bits 10-15 specify the code of the device. The six bits provided for the device code in the I/O format mean that 64 unique device codes are available for use. Some of these device codes, however, are reserved for the CPU and certain processor options. The remaining device codes are available for referencing I/O units. Some of the codes have been assigned to specific devices by Data General and the assembler recognizes mnemonics for these devices. A complete listing of device codes, the devices assigned to these codes, and the mnemonics assigned to the devices is available in Appendix A.

OPERATION OF I/O DEVICES

In general, the operation of all I/O devices is done by manipulation of the Busy and Done flags. In order to operate a device, the program must first ensure that the device is not currently performing some operation. After the program has determined that the device is available, it can start an operation on the device by setting Busy to 1 and Done to 0. Once a device has completed its operation, and set Busy to 0 and Done to 1, it is available for another operation. The program can determine this condition in one of two ways. By using the I/O SKIP instruction, the program can test the status of the Busy and Done flags. Another way is to utilize the interrupt system that is standard on the NOVA line of computers. The interrupt system is made up of an interrupt request line to which each I/O device is connected, an Interrupt On flag in the CPU, and a 16-bit interrupt priority mask. The Interrupt On flag controls the status of the interrupt system. If the flag is set to 1, the CPU will respond to and process interrupts. If the flag is set to 0, the CPU will not respond to any interrupts. An interrupt is initiated by an I/O device when it completes its operation. Upon completing the operation, the device sets Busy to 0 and Done to 1. At this time, the device also places an interrupt request on the interrupt request line, provided that the bit in the interrupt priority mask which corresponds to the priority level of the device is 0. If the mask bit is 1, the device sets Busy to 0 and Done to 1, but does not place an interrupt request on the interrupt request line.

If the Interrupt On flag is 1 at the time the processor completes execution of any instruction, the processor honors any request on the interrupt request line. If the Interrupt On flag is 0, the CPU does not look at the interrupt request line; it just goes on to the next sequential instruction. The CPU honors an interrupt request by setting the Interrupt On flag to 0 so that no interrupts can interrupt the first part of the interrupt service routine. If no program map is enabled, the CPU places the updated program count in physical memory location 0 and executes a "jump indirect" to physical memory location 1. It is assumed that location 1 con-

tains the address, either direct or indirect, of the interrupt service routine. If a MAP program map is enabled, it is disabled and the interrupt process continues as outlined above. If a MMPU program map is enabled, the updated program counter is placed in logical memory location 0, the map is disabled, and the CPU executes a "jump indirect" to physical memory location 1. If a MMU program map is enabled, it is inhibited; the updated program counter is placed in physical memory location 0 and the CPU executes a "jump indirect" to physical memory location 1.

Once the CPU has transferred control to the interrupt service routine, it is up to that routine to save any accumulators that will be used, save the carry bit if it will be used, determine which device requested the interrupt, and then service the interrupt. The determination of which device needs service can be done by I/O SKIP instructions or the routine can use the INTERRUPT ACKNOWLEDGE instruction.

The INTERRUPT ACKNOWLEDGE instruction returns the 6-bit device code of the device requesting the interrupt. If more than one device is requesting service, the code returned is the code of that device requesting an interrupt which is physically closest to the CPU on the I/O bus. After servicing the device, the interrupt routine should restore all saved values, set the Interrupt On flag to 1, and return to the interrupted program. The instruction that sets the Interrupt On flag to 1 (INTERRUPT ENABLE) allows the processor to execute one more instruction before the next interrupt can take place. In order to prevent the interrupt service routine from going into a loop, this next instruction should be the instruction that returns control to the interrupted program. Since the updated value of the program counter was placed in location 0 by the CPU upon honoring the interrupt, all the interrupt routine has to do, after restoring the AC's and the carry bit, is execute an INTERRUPT ENABLE instruction, a ''JMP@0'' instruction and control will be returned to the interrupted program.

PRIORITY INTERRUPTS

If the Interrupt On flag remains 0 through the interrupt service routine, the interrupt routine cannot be interrupted and there is only one level of device priority. This level is determined by either the order in which the I/O SKIP instructions are issued or (if INTERRUPT ACKNOWLEDGE is used) by the physical location of the devices on the bus. In a system with devices of widely differing speed, such as a teletypewriter versus a fixed head disc, the programmer may wish to set up a multiple level interrupt scheme. Hardware and instructions are available that allow the implementation of sixteen levels of priority interrupts.

Each of the I/O devices is connected to a bit in the 16-bit priority mask. Devices which operate at roughly the same speed are connected to the same bit in the mask. Even though the standard mask bit assignments have the higher numbered bits assigned to lower speed devices, no implicit priority ordering is intended. The manner in which these priority levels are ordered is completely up to the programmer. The listing of device codes in Appendix A also contains the standard Data General mask bit assignments.

The condition of the priority mask is altered by the MASK OUT instruction. If a bit in the priority mask is set to 1, then all devices in the priority level corresponding to that bit will be prevented from requesting an interrupt when they complete an operation. In addition, all pending interrupt requests from devices in that priority level are disabled.

To implement a multiple priority level interrupt handler, the interrupt handler must be written in such a way that it may be interrupted without damage. For this to be possible, the main interrupt routine must save the state of the machine upon receiving control. The state of the machine consists of the four accumulators, the carry bit, and the return address. This information should be stored in a unique place each time the interrupt handler is entered so that one level of interrupt does not overlay the return information that belongs to a lower priority level. After saving the return information, the interrupt routine must determine which device requires service and jump to the correct service routine. This can be done in the same manner as for a single level interrupt handler.

After the correct service routine has received control, that routine should save the current priority mask, establish the new priority mask, and enable the interrupt system with the INTERRUPT ENABLE instruction. After servicing the interrupt, the routine should disable the interrupt system with the INTERRUPT DISABLE instruction, reset the priority mask, restore the state of the machine, enable the interrupt system, and return control to the interrupted program.

DATA CHANNEL

Handling data transfers between external devices and memory under program control requires an interrupt plus the execution of several instructions for each word transferred. To allow greater transfer rates the NOVA line contains a data channel through which a device, at its own request, can gain direct access to memory using a minimum of processor time.

When a device is ready to send or receive data, it requests access to memory via the channel. At the beginning of every memory cycle the processor synchronizes any requests that are then being made. At certain specified points during the execution of an instruction, the CPU pauses to honor all previously synchronized requests. When a request is honored, a word is transferred directly via the channel from the device to memory or from memory to the device without specific action by the program. All requests are honored according to the relative position of the requesting devices on the I/O bus. That device requesting data channel service which is physically closest on the bus in serviced first, then the next closest device, and so on, until all requests have been honored. The synchronization of new requests occurs concurrently with the honoring of other requests, so if a device continually requests the data channel, that device can prevent all devices further out on the bus from gaining access to the channel.

Following completion of an instruction, the processor handles all data channel requests, and then honors all outstanding I/O interrupt requests. After all data channel and I/O interrupt requests have been serviced, the processor continues with the next sequential instruction. The data channel is fully described in the "Programmer's Reference Manual for Peripherals", ordering number 015-000021.

CODING AIDS


The set of I/O instructions has options that can be obtained by appending mnemonics to the standard mnemonic. These optional mnemonics and their result are given below.

CLASS ABBREVIATION	CODED CHARACTER	RESULT BITS	OPERATION
f	(option omitted)	00	Does not affect the Busy and Done flags.
	S	01	Start the device by setting Busy to 1 and Done to 0.
	С	10	Idle the device by set- ting both Busy and Done to 0.
	P	11	Pulse the special in-out bus control line. The effect, if any, depends upon the device.

I/O INSTRUCTIONS

DATA IN A

DIA < f > ac, device




The contents of the A input buffer in the specified device are placed in the specified AC. After the data transfer, the Busy and Done flags are set according to the function specified by F.

The number of data bits moved depends upon the size of the buffer and the mode of operation of the device. Bits in the AC that do not receive data are set to 0.

DATA IN B

DIB < f > ac, device




The contents of the B input buffer in the specified device are placed in the specified AC. After the data transfer, the Busy and Done flags are set according to the function specified by F.

The number of data bits moved depends upon the size of the buffer and the mode of operation of the device. Bits in the AC that do not receive data are set to 0.

DATA IN C

DIC < f > ac, device



The contents of the C input buffer in the specified device are placed in the specified AC. After the data transfer, the Busy and Done flags are set according to the function specified by F.

The number of data bits moved depends upon the size of the buffer and the mode of operation of the device. Bits in the AC that do not receive data are set to 0.

DATA OUT A

 $DOA < \underline{f} > \underline{ac}, \underline{device}$

0	Τ,	1	Α	C	0	1	0	- 1		DEVICE CODE					
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

The contents of the specified AC are placed in the A output buffer of the specified device. After the data transfer, the Busy and Done flags are set according to the function specified by F. The contents of the specified AC remain unchanged.

The number of data bits moved depends upon the size of the buffer and the mode of operation of the device.

DATA OUT B

 $DOB < \underline{f} > \underline{ac}, \underline{device}$


0	1	ı	Α	C	ı	0	0	F			DE	VICE	CO	DE ,	
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

The contents of the specified AC are placed in the B output buffer of the specified device. After the data transfer, the Busy and Done flags are set according to the function specified by F. The contents of the specified AC remain unchanged.

The number of data bits moved depends upon the size of the buffer and the mode of operation of the device.

DATA OUT C

DOC < f > ac, device



The contents of the specified AC are placed in the C output buffer of the specified device. After the data transfer, the Busy and Done flags are set according to the function specified by F. The contents of the specified AC remain unchanged.


The number of data bits moved depends upon the size of the buffer and the mode of operation of the device.

The I/O SKIP instruction enables the programmer to make decisions based upon the values of the Busy and Done flags. Which test is performed is based upon the value of bits 8-9 in the instruction. Bits 8-9 can be set by appending an optional mnemonic to the I/O SKIP mnemonic. The optional mnemonics and their results are given below.

CLASS	CODED	RESULT	OPERATION
ABBREVIATION	CHARACTER	BITS	
t	BN	00	Tests for Busy = 1.
	BZ	01	Tests for Busy = 0.
	DN	10	Tests for Done = 1.
	DZ	11	Tests for Done = 0.

I/O SKIP


SKP < t > device



If the test condition specified by T is true, the next sequential instruction is skipped.

NO I/O TRANSFER

NIO < f > device



The Busy snd Done flags in the specified device are set according to the function specified by F.

CENTRAL PROCESSOR FUNCTIONS

I/O instructions with a device code of 77 perform a number of special functions rather than controlling a specific device. In all but the I/O SKIP instruction, I/O instructions with a device code of 77 use bits 8-9 to control the condition of the Interrupt On flag. An I/O SKIP instruction with a device code of 77 uses bits 8-9 to either test the state of the Interrupt On flag or to test the state of the Power Fail flag. The mnemonics are the same as for normal I/O instructions. The table below gives the result of these bits for instructions with a device code of 77.


CLASS ABBREVIATION	CODED CHARACTER	RESULT BITS	OPERATION
f	(omitted)	00	Does not affect the state of the Interrupt On flag.
	S	01	Set the Interrupt On flag to 1.
	С.	10	Set the Interrupt On flag to 0.
	P	11	Does not affect the state of the Interrupt On flag.
t	BN	00	Tests for Interrupt On = 1.
	BZ	01	Tests for Interrupt On = 0.
	DN	10	Tests for Power Fail = 1.
	DZ	11	Tests for Power Fail = 0.

The device code of 77 deals mainly with processor functions and has, therefore, been given the mnemonic of CPU. In addition, many of the I/O instructions that reference this device code have been given special mnemonics. While these special mnemonics are functionally equivalent to the corresponding I/O instructions with a device code of 77, there is the following limitation; the mnemonics for controlling the state of the Interrupt On flag cannot be appended to them. If the programmer wishes to alter the state of the Interrupt On flag while performing a MASK OUT instruction, for example, he must issue the appropriate I/O instruction (DOB<f> ac, CPU) instead of the corresponding special mnemonic (MSKO ac). If the special mnemonic is used, bits 8-9 are set to 00. In describing the instructions, the special mnemonic for the corresponding I/O instruction will be given first, followed by the I/O instruction.

INTERRUPT ENABLE

INTEN

NIOS CPU




The Interrupt On flag is set to 1. If the state of the Interrupt On flag is changed by this instruction, the CPU allows one more instruction to execute before the first I/O interrupt can occur.

INTERRUPT DISABLE

INTDS

NIOC CPU




The Interrupt On flag is set to 0.

READ SWITCHES

READS ac

 $DIA < \underline{f} > \underline{ac}, CPU$




The setting of the console data switches is placed in the specified AC. After the transfer, the Interrupt On flag is set according to the function specified by F.

INTERRUPT ACKNOWLEDGE

INTA ac

$$DIB < \underline{f} > \underline{ac}, CPU$$




The six-bit device code of that device requesting an interrupt which is physically closest to the CPU on the bus is placed in bits 10-15 of the specified AC. Bits 0-9 of the specified AC are set to 0. After the transfer, the Interrupt On flag is set according to the function specified by F.

MASK OUT

MSKO ac

 $DOB < \underline{f} > \underline{ac}, CPU$




The contents of the specified AC are placed in the priority mask. After the transfer, the Interrupt On flag is set according to the function specified by F. The contents of the specified AC remain unchanged.

NOTE A 1 in any bit disables interrupt requests from devices in the corresponding priority level.

I/O RESET

IORST

 $DIC < \underline{f} > \underline{ac}, CPU$



The Busy and Done flags in all I/O devices are set to 0. The 16-bit priority mask is set to 0. The Interrupt On flag is set according to the function specified by F.


NOTE For the NOVA 3 series of computers, if the RESET jumper is installed in the CPU, the instruction DOA $\langle \underline{f} \rangle$ ac, CPU is equivalent to DIC $\langle \underline{f} \rangle$ ac, CPU.

If either the mnemonic DIC or the mnemonic DOA is used to perform this function, an accumulator must be coded to avoid assembly errors. Regardless of how the instruction is coded, during execution, the AC field is ignored and the contents of the AC remain unchanged.

HALT

HALT

 $DOC < \underline{f} > \underline{ac}, CPU$




The Interrupt On flag is set according to the function specified by F and then the processor is stopped.

NOTE If the mnemonic DOC is used to perform this function, an accumulator must be coded to avoid assembly errors. During execution of this instruction, the AC field is ignored.

CPU SKIP

SKP < t > CPU



If the test condition specified by T is true, the next sequential instruction is skipped.

SECTION V PROCESSOR OPTIONS

INTRODUCTION

Optional equipment for the NOVA line computers includes a power monitor with the facility for automatic restart after a power failure, multiply/divide, real-time clock, memory address translation, and floating point arithmetic.

POWER FAIL

In the NOVA line, when power is turned off and then on again, core memory is unaltered. However, when the power is turned on, the state of the accumulators, the program counter, and the various flags in the CPU is indeterminate. The power fail option provides a "fail-soft" capability in the event of unexpected power loss.


In the event of power failure, there is a delay of one to two milliseconds before the processor shuts down. The power fail option senses the imminent loss of power, sets the Power Fail flag, and requests an interrupt. The interrupt service routine can then use this delay to store the contents of the accumulators, the carry bit, and the current priority mask. The interrupt service routine should also save location 0 (to enable return to the interrupted program), put a JUMP to the desired restart location in location 0, and then execute a HALT. One to two milliseconds is enough time to execute 200 to 1500 instructions depending on the processor, so there is more than enough time to perform the power fail routine.

When power is restored, the action taken by the automatic restart portion of the power fail option depends upon the position of the power switch on the front panel. If the switch is in the "on" position, the CPU remains stopped after power is restored. If the switch is in the "lock" position, then 50ms after power is restored, the CPU executes a "JMP 0" instruction, restarting the interrupted program.

The power fail option has no device code and no interrupt disable bit in the priority mask. It does not respond to the INTERRUPT ACKNOWLEDGE instruction. The Power Fail flag can be tested by the CPU SKIP instruction. Testing of the Power Fail flag is described below.

SKIP IF POWER FAIL FLAG IS ONE


SKPDN CPU



If the Power Fail flag is 1 (i.e., power is failing), the next sequential instruction is skipped.

SKIP IF POWER FAIL FLAG IS ZERO

SKPDZ CPU




If the Power Fail flag is 0 (i.e., power is not failing), the next sequential instruction is skipped.

MULTIPLY/DIVIDE

Multiplication can be performed on the NOVA line by software routines that utilize the standard instruction set, but if many of these operations are required, a loss of efficiency can result. The multiply/divide option provides the capability of performing these operations in hardware, with a corresponding increase in CPU efficiency and utilization. Two versions of this option are available: one for the NOVA computer, and one for the rest of the computers in the NOVA line. The two versions of this option and the instructions for each are described below.


NOVA Multiply/Divide

The multiply/divide option for the NOVA computer is an I/O device and is controlled by I/O instructions. The device code for the NOVA computer multiply/divide option is 1. It has no Busy and Done flags and does not respond to the INTERRUPT ACKNOWLEDGE instruction. It has three buffers: A, B, and C that can be written and read using standard I/O instructions. Multiplication and division is controlled by the setting of the control field in the I/O instruction. The control field setting and the resulting operation are described below.




DG-01872

NOVA




DG-01871

SUPERNOVA




NOVA 800/1200 and NOVA 2


Rev. 02



NOVA 3



NOVA TURNKEY



NOVA 3 TURNKEY

DATA SWITCHES

Beneath the data lights is a row of 16 switches. These switches are used to enter either data or addresses and can be read using the READ SWITCHES instruction. Only switches 1-15 are used for entering addresses. When these switches are in the up position, they represent a 1; when down, they represent a 0.

CONSOLE SWITCHES

In addition to the data switches, there are a number of function switches. These switches are spring loaded. When pushed up, they perform the function labeled above the switch, and when pushed down, they perform the function labeled below the switch. When released, these switches return to a neutral "off" position. The switches and their functions are explained below.

Accumulator Deposit--Examine

On all consoles except the NOVA 3 consoles, the left-hand four switches reference the four CPU accumulators. The switches are numbered 0-3 from left to right. Each switch affects only its corresponding accumulator. When one of these switches is pushed up, the current setting of the data switches is deposited into the corresponding accumulator. The data lights display the information placed in the AC. When one of these switches is pushed down, the contents of the corresponding accumulator are displayed in the data lights.

Reg Dep -- Reg Exam

For the NOVA 3 computers, the accumulator deposit and examine functions are performed by the combination of one function switch and a 7-position rotary switch. The seven registers available for depositing and examining are the four accumulators, the stack pointer, the frame pointer, and the program counter. When the function switch is pushed up, the contents of the data switches are deposited into the register indicated by the current setting of the rotary switch. As long as the switch is pushed up, the value indicated by the data switches is displayed in the lights. When the switch is released, the program counter is displayed in the lights.

When the function switch is pushed down, the contents of the register indicated by the current setting of the rotary switch are displayed in the lights. As long as the switch is held down, the value is displayed in the lights. When the switch is released, the program counter is displayed in the lights.

Reset--Stop

When this switch is pushed up, the RESET function is performed and an I/O RESET instruction is executed. The CPU is stopped after completing the current processor cycle. The Interrupt On flag, the 16-bit priority mask, and all Busy and Done flags are set to 0.

When this switch is pushed down, the STOP function is performed. The CPU is stopped after completing the current instruction and before executing the next instruction. If an I/O device requests an interrupt during the execution of the current instruction, it is honored before the CPU is stopped. All outstanding data channel requests are honored before the CPU is stopped. For the NOVA 3 series of computers, data channel requests are honored while the machine is in the stopped state. After the CPU is stopped, the address lights display the address of the next instruction to be executed and the data lights display the current contents of the memory bus.

Start--Continue

When this switch is pushed up, the START function is performed. The address indicated by data switches 1-15 is placed in the program counter and sequential operation of the processor begins with the word addressed by the updated value of the program counter.

When this switch is pushed down, the CONTINUE function is performed. Sequential operation of the processor continues from the current state of the machine.

Deposit--Deposit Next

When this switch is pushed up, the DEPOSIT function is performed. The current setting of the data switches is placed into the word addressed by the current value of the program counter. The updated value of the altered word is displayed in the data lights.

When this switch is pushed down, the DEPOSIT NEXT function is performed. The program counter is incremented by one and the current setting of the data switches is placed into the word addressed by the updated value of the program counter. The updated value of the program counter is displayed in the address lights and the updated value of the altered word is displayed in the data lights.

NOTE For the NOVA 3 computers, these functions are performed by the MEMORYDEP--DEPNEXT switch. As long as the switch is held in either the up or down position, the value indicated by the data switches is displayed in the lights. When the switch is released, the program counter is displayed in the lights.

Examine--Examine Next

When this switch is pushed up, the EXAMINE function is performed. The address indicated by data switches 1-15 is placed in the program counter. This value is displayed in the address lights. The contents of the word addressed by the program counter are then read and displayed in the data lights.

When this switch is pushed down, the EXAMINE NEXT function is performed. The current value of the program counter is incremented by one and the new value is displayed in the address lights. The contents of the word addressed by the updated value of the program counter are then read and displayed in the data lights.

NOTE For the NOVA 3 computers, these functions are performed by the MEMORY EXAM-EXAM NEXT switch. As long as the switch is held in either the up or down position, the value contained in the memory location is displayed in the lights. When the switch is released, the program counter is displayed in the lights.

Memory Step--Inst Step

When this switch is pushed up, the MEMORY STEP function is performed. The CPU performs a single processor cycle and stops. After the processor stops, the lights indicate the next cycle to be executed.

When this switch is pushed down, the INSTRUC-TION STEP function is performed. The instruction contained in the word addressed by the current value of the program counter is executed and then the CPU is stopped. The address lights display the updated value of the program counter and the data lights display the contents of the memory bus.

Program Load

In the NOVA 1200, NOVA 800, and NOVA 2 computers, when this switch is pushed up, the PROGRAM LOAD function is performed if the Program Load option is installed on the machine. The contents of the bootstrap read-only memory are placed in memory location 0-378 and a "JMP 0" instruction is performed. If the option is not installed, this switch has no effect.

In the SUPERNOVA computer, when this switch is pushed up, the PROGRAM LOAD function is performed. Thirty-three words are read from the device whose device code is set in data switches 10-15 on the console. These words are placed in locations 0-408 of main memory. After the last word is read, a "JMP 40" instruction is performed.

NOTE For the NOVA 3 computers, the MEMORYSTEP function has been deleted. The PROGRAM LOAD and INSTRUCTION STEP functions share the same function switch.

Channel Start

When this switch is pushed down, the CHANNEL START function is performed. A "JMP 377" instruction is placed in location 377g of main memory. Then a DATA IN A with a Start (DIAS) instruction is issued to the device whose device code is set in data switches 10-15 on the console. After the instruction is issued, a "JMP 377" instruction is performed.

Power

The POWER switch is a three position key switch. The three positions are labeled 'OFF', 'ON', and 'LOCK'. With the switch in the OFF position all power to the CPU is shut off and the machine will not run. Turning the switch to the ON position turns on the power and enables all the switches.

Turning the switch to the LOCK position enables the key to be removed. While the CPU is processing and the switch is in the LOCK position, all console functions are disabled. If the switch is turned to the LOCK position while the CPU is stopped or if the CPU executes a HALT instruction while the switch is in the LOCK position, all the function switches are enabled.

PROGRAM LOADING

Before a program can be executed, it must be brought into memory. This requires that a loading program already reside in memory. In the event that there is no loading program in memory, a small, specialized loading program is normally placed in memory and used to read in the loading program. This small loading program is called a bootstrap loader". The function of the bootstrap loader is to read in a more general-purpose loading program which can be used to load the user's programs. Two methods are available for entering a bootstrap loader into memory. The operator can either enter it via the data switches and the deposit switch, or, if the computer is so equipped, he can use the program load option or the channel start feature.

Manual Loading

When using a NOVA computer or a computer from the NOVA 800, NOVA 1200, NOVA 2 series or NOVA 3 series without the program load option, a bootstrap loader must be entered into memory manually using the switches on the console. The following loader is the bootstrap loader designed by DGC for use with binary loader #091-000004.

LOCATION	CONTENTS				
X7757	126440	GET:	SUBO	1,1	;CLEAR AC1 AND : CARRY
X7760	0636		SKPDN		:DEVICE BUSY?
X7761	000777		JMP	1	;YES
X7762	0605		DIAS	0,	READ FRAME FROM DEVICE
X7763	127100		ADDL	1,1	:SHIFT AC1 LEFT : 2 BITS
X7764	127100		ADDL	1,1	;SHIFT AC1 LEFT ; 2 BITS
X7765	107003		ADD	0,1,SNC	;ADD IN NEW : FRAME
X7766	000772		JMP	GET+1	GET NEW FRAME
X7767	001400		JMP	0,3	; FULL WORD : RETURN
X777 0	0601	BSTRP:	NIOS		; PRIME THE DE- ; VICE
X7771	004766		JSR	GET	GET A WORD
X7772	044402		STA	. + 2	STORE IT
X7773	004764		JSR	GET	GET ANOTHER WORD
					; WORD

This loader reads in a specially formatted tape from either the paper tape reader or the reader on the console teletypewriter. This tape has only 4 bits per frame and the loader assembles these frames into complete words. This bootstrap should be placed in memory starting at that location which is 20₈ less than the highest available memory location. In other words, for the "X" in the LOCATION column, substitute a 0 for a 4K system, a 1 for an 8K system, a 2 for a 12K system, and so on. For the dashes in the CONTENTS column, substitute 10₈ if the console teletypewriter is being used, or 12₈ if the paper tape reader is being used. After the bootstrap is entered, start it at location X7770.

Automatic Loading

When using a SUPERNOVA computer, a loading program can be placed in memory by using either the PROGRAM LOAD function or the CHANNEL START function available on the console. The PROGRAM LOAD function reads 66 bytes of data from the device whose device code is set in data switches 10-15. These 66 bytes are compressed into $33\ 16$ -bit words and placed in memory locations $0-40_8$. The first two bytes read are placed in location 0, with the first byte read being placed in bits 0-7, and the second byte read being placed in bits 8-15. This process continues until a word is placed in location 40_8 . After a word has been stored into location 40_8 , a "JMP 40" instruction is executed.

This sequence is designed to be used with binary loader #091-000041.

Alternatively, when using a SUPERNOVA computer, the CHANNEL START function can be used to bring in a loading program. The CHANNEL START function places a "JMP 377" instruction in location 3778 and then issues a DIAS instruction to the device whose device code is set in data switches 10-15. After issuing the DIAS instruction, a "JMP 377" instruction is executed. This sequence initiates a data channel transfer from the device to memory beginning at memory location 0. The CPU will continue to execute the "JMP 377" instruction until the data channel places a word in that location. After a word has been placed in location 3778, it is executed as an instruction. Typically, this word is either a HALT or a JUMP into the data that the data channel has placed in the first 3778 memory locations.

When using a computer from the NOVA 800, NOVA 1200, NOVA 2 series, or NOVA 3 series with the program load option, a loading program can be placed in memory by using the PROGRAM LOAD function available on the console.

To enter a loader program, the operator must first set up the device that is to be used and set its octal device code into data switches 10-15. If the device is a data channel device, set data switch 0 to 1. If the device is a low-speed device, set data switch 0 to 0. After this is done, push the PROGRAM LOAD switch to the up position. The bootstrap loader will be deposited into memory locations 0-378 and started at location 0.

The bootstrap loader reads the data switches, sets up its own I/O instructions with the specified device code, and then performs a program load procedure depending upon the state of data switch 0.

If the switch is a 1, the bootstrap loader starts the device for data channel storage beginning at loca-

tion 0 and then loops at location 3778 until a data channel transfer places a word into that location.

After a word has been placed in location 3778, it is executed as an instruction. Typically, this word is either a HALT or a JUMP into the data that the data channel has placed in the first 3778 memory locations.

If data switch 0 is a 0, the bootstrap loader reads the loader program via programmed I/O. The device must supply 8-bit data bytes, and each pair of bytes is stored as a single word in memory; wherein the first and second bytes read become the left and right halves of the word. To simplify the positioning of the tape in the reader, the bootstrap loader ignores leading null characters. It does not begin storing any words until it reads a non-zero synchronization byte. The first word following this synchronization byte must be the

negative of the total number of words to be read, including the first word. The number of words to be read, including the first word may not be greater than 192_{10} . The bootstrap loader stores these words beginning at memory location 100_8 . After storing the last word read, it transfers control to that location.

via the data channel, the device used must be initiated for reading by an I/O RESET followed by an NIOS instruction. In addition, it is up to the device to stop reading after 256 words have been read.

Listed below is the standard 32 word bootstrap loader. This program is capable of loading in either of the manners described above.

	_	····	BOOTSTRAP LOADER —
BEG:	AND	0 1,C77 0,1 1,1	;RESET ALL I/O ;READ SWITCHES INTO ACO ;GET DEVICE MASK (000077) ;ISOLATE DEVICE CODE ;- DEVICE CODE - 1
LOOP:	ISZ ISZ INC	OP1 OP2 OP3 1,1,SZR LOOP	;COUNT DEVICE CODE INTO ALL ;I/O INSTRUCTIONS ;DONE? ;NO, INCREMENT AGAIN
OP1:	STA 060077 MOVL		;YES, PUT JMP 377 INTO LOCATION 377 ;START DEVICE: (NIOS 0) - 1 ;LOW SPEED DEVICE? (TEST SWITCH 0)
C377:	JMP	377	;NO, GO TO 377 AND WAIT FOR CHANNEL
LOOP2:	MOVC	0,0,SNR	;GET A FRAME ;IS IT NON-ZERO? ;NO, IGNORE AND GET ANOTHER
	STA ISZ JMP	100 LOOP4	;YES, GET FULL WORD ;STORE STARTING AT 100 2's COMPLEMENT OF WORD COUNT ; (AUTOINCREMENT) ;COUNT WORD - DONE? ;NO, GET ANOTHER
		77 1,1	;YES - LOCATION COUNTER AND JUMP TO LAST WORD ;CLEAR AC1, SET CARRY
LOOP3:	JMP 060477 ADDCS JMP MOVS	LOOP3	;DONE?: (SKPDN 0) - 1 ;NO, WAIT ;YES, READ IN ACO: (DIAS 0,0) - 1 ;ADD 2 FRAMES SWAPPED - GOT SECOND? ;NO, GO BACK AFTER IT ;YES, SWAP THEM ;RETURN WITH FULL WORD ;PADDING

This page intentionally left blank.

APPENDICES

- I/O DEVICE CODES AND DATA GENERAL MNEMONICS
- OCTAL AND HEXADECIMAL CONVERSION
- ASCII CHARACTER CODES
- DOUBLE PRECISION ARITHMETIC
- INSTRUCTION USE EXAMPLES
- INSTRUCTION EXECUTION TIMES

APPENDIX A

I/O DEVICE CODES AND DATA GENERAL MNEMONICS

OCTAL DEVICE CODE	MNEMONIC	PRIORITY MASK BIT	DEVICE NAME
00 01 02 03 02 02 02 ² 03	MDV MMU MMU1 MMPU MAP0 MAP1	 	Unused Multiply/Divide Memory Management Unit Memory Management and Protection Unit
04 05 06 07 10 11	MAP2) MCAT MCAR TTI TTO	12 12 14 15	Multiprocessor adapter transmitter Multiprocessor adapter receiver TTY input TTY output
12 13 14 15 16	PTR PTP RTC PLT CDR	11 13 13 12 10	Paper tape reader Paper tape punch Real-time clock Incremental plotter Card reader
17 20 21 22 23	LPT DSK ADCV MTA DACV	12 9 8 10 	Line printer Fixed head disc A/D converter Magnetic tape D/A converter
24 25 26 27 30	DCM QTY	0 14	Data communications multiplexor Asynchronous hardware multiplexor
30 312 32 33 34	SLA IBM1 IBM2 DKP CAS	14 13 7 10	Synchronous line adapter IBM 360/370 interface Moving head disc Cassette tape
34 ² 35 36 37 40	MX1 MX2 IPB IVT DPI	11 6 6 8	Multiline asynchronous controller Interprocessor bushalf duplex IPB watchdog timer IPB full duplex input
41 403 41 ⁴ 42 43	DPO SCR SCT DIO DIOT	8 8 8 7 6	IPB full duplex output Synchronous communication receiver Synchronous communication transmitter Digital I/O Digital I/O timer

 $^{^2\}mathrm{Code}$ returned by INTA

 $^{^{3}\}mathrm{Can}$ be set up with any unused even device code equal to 40 or above

 $^{^4\}mathrm{Can}$ be set up with any unused odd device code equal to 41 or above

APPENDIX A (Continued)

I/O DEVICE CODES AND DATA GENERAL MNEMONICS

OCTAL DEVICE CODE	MNEMONIC	PRIORITY MASK BIT	DEVICE NAME
44 45	MXM	12	Modem control for MX1/MX2
45 46 47 50	MCAT1 MCAR1 MMI1	12 12 14	Second multiprocessor transmitter Second multiprocessor receiver Second TTY input
51 52 53 54 55	TTO1 PTR1 PTP1 RTC1 PLT1	15 11 13 13 12	Second TTY output Second paper tape reader Second paper tape punch Second real-time clock Second incremental plotter
56 57 60 61 62	CDR1 LPT1 DSK1 ADCV1 MTA1	10 12 9 8 10	Second card reader Second line printer Second fixed head disc Second A/D converter Second magnetic tape
63 64 ² 65 66 67	DACV1 FPU1 FPU2 FPU	- - 5	Second D/A converter Alternate location for floating point
70 70	QTY1 SLA1	14 14	Second asynchronous hardware multiplexor Second synchronous line adapter
$ 71^2 $		13	Second IBM 360/370 interface
72 ⁵	DKP1	7	Second moving head disc
74_	CAS1	10	Second cassette tape
$\binom{74^2}{75}$:	11	Second multiline asynchronous controller
75 74 ² 75 76	FPU1 FPU2 FPU	5	Floating point
77	CPU		Central processor and console functions

 $^{^2}$ Code returned by INTA

 $^{^{3}}$ Can be set up with any unused even device code equal to 40 or above

⁴Can be set up with any unused odd device code equal to 41 or above

This page intentionally left blank

APPENDIX B OCTAL AND HEXADECIMAL CONVERSION

To convert a number from octal or hexadecimal to decimal, locate in each column of the appropriate table the decimal equivalent for the octal or hex digit in that position. Add the decimal equivalents to obtain the decimal number

To convert a decimal number to octal or hexadecimal:

- 1. Locate the largest decimal value in the appropriate table that will fit into the decimal number to be converted;
- 2. note its octal or hex equivalent and column position;
- 3. find the decimal remainder.

Repeat the process on each remainder. When the remainder is 0, all digits will have been generated.

	8 ⁵	84	8 ³	8 ²	8 ¹	80
0	0	0	0	0	0	0
1	32,768	4,096	512	64	8	1
2	65,536	8,192	1,024	128	16	2
3	98,304	12,228	1,536	192	24	3
4	131,072	16,384	2,048	256	32	4
5	163,840	20,480	2,560	320	40	5
6	196,608	24,576	3,072	384	48	6
7	229,376	28,672	3,584	448	56	7

	16 ⁵	16 ⁴	163	16 ²	16 ¹	16 ⁰
0	0	0	0	0	0	0
1	1,048,576	65,536	4,096	256	16	1
2	2,097,152	131,072	8,192	512	32	2
3	3,145,728	196,608	12,288	768	48	3
4	4, 194, 304	262,144	16,384	1,024	64	4
5	5,242,880	327,680	20,480	1,280	80	5
6	6,291,456	393,216	24,576	1,536	96	6
7	7,340,032	458,752	28,672	1,792	112	7
8	8,388,608	524, 288	32,768	2,048	128	8
9	9, 437, 184	589,824	36,864	2,304	144	9
A	10,485,760	655,360	40,960	2,560	160	10
В	11,534,336	720,896	45,056	2,816	176	11
C	12,582,912	786,432	49,152	3,072	192	12
D	13,631,488	851,968	53,248	3,328	208	13
E	14,680,064	917,504	57,344	3,584	224	14
F	15,728,640	983,040	61,440	3,840	240	15

This page intentionally left blank.

APPENDIX C

ASCII CHARACTER CODES

			ASCII	Control	To Pro On TTY Mo		Even Parity
Decimal	Octal	Hex	Character	Function	Cntrl Shi	ft Char	8-bit code
0	000	00	NUL	Null	/ /	P	00
i	001	01	SOH	Start of Heading		A	81
2	001	02					
		_	STX	Start of Text		В	82
3	003	03	ETX	End of Text		Ċ	03
4	004	04	EOT	End of Transmission	/	D	84
5	005	05	ENQ	Enquiry	/	E	05
6	006	06	ACK	Acknowledge	/	F	06
7	007	07	BEL	Bell	/	G	87
8	010	08	BS	Backspace	/	H	88
9	011	09	HT	Horizontal Tab	/	Ī	09
10	012	0A	NL	Nam Line		1: 6	0.4
10	012	UA	NL	New Line	,	line feed	0A
					/	J	0A
1	010				/	line feed	8A ¹
11	013	0B	VT	Vertical Tab	/	K	8B
12	014	0C	FF	Form Feed	✓	L	0C
13	015	0D	RT	Return		return	8D
		1			/	M	8D.
					/	return	$0 \mathrm{D^{I}}$
14	016	0E	so	Shift Out	/	N	8E
1.5	015	0.77	97	G1 : 41 - 2		_	
15	017	0F	SI	Shift In	✓.	Ο	0F
16	020	10	DLE	Data Link Escape	/	P	90
17	021	11	DC1	Device Control 1	✓	Q	11
18	022	12	DC2	Device Control 2	✓	R	12
19	023	13	DC3	Device Control 3	/	s	93
20	024	14	DC4	Device Control 4	/	T	14
21	025	15	NAK	Negative Acknowledge	/	Ū	95
22	026	16	SYN	Synchronous Idle	/	$\ddot{ ext{v}}$	96
23	027	17	ETB	End Transmission Block	/	w	17
24	030	15	CAN	Cancel		x .	18
25	004	4.0					
25	031	19	EM	End of Medium	✓	Y	99
26	032	1A	SUB	Substitute	/	\mathbf{z}	9A
27	033	1B	ESC	Escape		esc	1B
				·	/ /	K	1B
28	034	1C	FS	File Separator	/ /	L	9C
29	035	1D	GS	Group Separator	. / /	M	1D
30	036	1E	RS	Record Separator	/ /	N	1 12
31	037	1F	US	Unit Separator		Ö	1E
32	040	20	SP SP		/ /		9F
				Space		space	A0
33	041	21	!		/	1	21
34	042	22	**		/	2	22
35	043	23	#		/	3	A3
36	044	24	\$		/	4	24
37	045	25	# \$ % &		/	5	A5
38	046	26	&		/	6	A6
39	047	27	·		/	7	27
40	050	28	,		,	e	90
41	051	29)		/	8 9	28
06-0/939	001	23				9	A9

 $^{^{1}\}mathrm{On}$ even parity TTY's, these codes are odd parity

APPENDIX C (Continued) ASCII CHARACTER CODES

Decimal	Octal	Hex	ASCII Character	To Produce On TTY Mod 33, 35 Cntrl Shift Char	Even Parity 8-bit code
42	052	2A	*	✓ :	AA
43	053	2B	+	√ ;	2B
44	054	2C	,	,	2C
11	001		,	- 1	
45	055	2 D	_	_	2D
46	056	2E			2E
47	057	2F		/	AF
48	060	30	Ó	o	30
49	061	31	1	1	B1
49	001	31	•	_	~-
50	062	32	2	2	B2
51	063	33	3	3	33
52	064	34	4	4	B4
53	065	35	5	4 5	35
	066	36	6	6	36
54	000	30	U		
55	067	37	7	7	В7
56	070	38	8	8	B8
		39	9	9	39
57	071		<i>3</i>		3A
58	072	3A	:	:	BB
59	073	3B	;	;	ББ
00	074	3C	<	✓ ,	36
60	074	3D	=	, / -	BD
61	075			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	BE
62	076	3E	> ?		3F
63	077	3F	@	/ / / P	C0
64	100	40	œ	V P	Co
0.5	1.01	41	A	A	41
65	101		A	B	42
66	102	42	B C	Č	C3
67	103	43	D	D	44
68	104	44		E E	C5
69	105	45	E	E.	Co
	100	4.0	ъ	F	C6
70	106	46	F	G G	47
71	107	47	G	H H	48
72	110	48	H		C9
73	111	49	I	I J	CA
74	112	4A	J	J	CA
	110	4.00	v	К .	4B
75	113	4B	K		
76	114	4C	L M	L M	CC 4D
77	115	4D	M N	N N	4E
78	116	4E	N	O	CF
79	117	4 F	О		C F
00	100	50	P	P	50
80	120	50 51	r 0	Q	D1
81	121	5.0 9.1	Q	R R	D2
82	122	52 53	R	S S	53
83	123	53	S T	T S	D4
84	124	54	1	1	דע

APPENDIX C (Continued) ASCII CHARACTER CODES

Decimal	Octal	Hex	ASCII Character	To Produce On TTY Mod 33, 35 Cntrl Shift Char	Even Parity 8-bit code
85	125	55	U	U	55
86	126	56	v	v	56
		57	w	W	D7
87	127				
88	130	58	X	X	D8
89	131	59	Y	Y	59
00	100			7	E A
90	132	5A	Z	Z	5A
91	133	5B	l,	✓ <u>K</u>	DB
92	134	5C	j	✓ L	5C
93	135	5 D]	✓ M	DD
94	136	5 E	^	✓ N	DE
				, _	
95	137	5 F		✓ 0	5 F
96	140	60	`		60
97	141	61	a		E1
98	142	62	b		E2
99	143	63	c		63
100	144	64	d		E4
101	145	65	e	¥	65
102	146	66	f		66
103	147	67			E7
104	150	68	g h		E8
101	100				10
105	151	69	i		69
106	152	6A	j		6A
107	153	6B	k k		EB
108	154	6C	ì		6C
	155	6D			ED
109	155	00	m		ED
110	156	6E	n		EE
111	157	6F	0		6F
111	160	70			F0
			p		71
113	161	71	q		
114	162	72	r		72
115	163	73	s		F3
116	164	74	t		74
		75			F5
117	165		u		
118	166	76	v		F6
119	167	77	w		77
120	170	78	v		78
120			x 		F9
121	171	79	y		
122	172	7A	Z		FA
123	173	7B			7B
124	174	7C			FC
1.05	175	75	l į		7D
125	175	7D	<u>}</u> ~		7E
126	176	7E		.	
127	177	7F	DEL	rubout	FF

This page intentionally left blank.

APPENDIX D

DOUBLE PRECISION ARITHMETIC

A double length number consists of two words concatenated into a 32-bit string wherein bit 0 is the sign and bits 1-31 are the magnitude in two's complement notation. The high-order part of a negative number is therefore in one's complement form unless the low-order part is null (at the right only 0's are null regardless of sign). Hence, in processing double length numbers, two's complement operations are usually confined to the low-order parts, whereas one's complement operations are generally required for the high-order parts.

Suppose we wish to negate the double length number whose high and low-order words respectively are in ACO and AC1. We negate the low-order part, but we simply complement the high-order part unless the low order part is zero. Hence

NEG 1,1,SNR

NEG 0,0,SKP ;LOW ORDER ZERO COM 0,0 ;LOW ORDER NON-ZERO Note that the magnitude parts of the sequence of negative numbers from the most negative toward zero are the positive numbers from zero upward. In other words, the negative representation -x is the sum of x and the most negative number. Hence, in multiple precision arithmetic, low-order words can be treated simply as positive numbers. In unsigned addition a carry indicates that the low-order result is just too large and the high-order part must be increased. We add the number in AC2 and AC3 to the number in AC0 and AC1.

ADDZ 3,1,SZC INC 0,0 ADD 2,0

In two's complement subtraction a carry should occur unless the subtrahend is too large. We could increment as in addition, but since incrementing in the high-order part is precisely the difference between a one's complement and a two's complement, we can always manage with only two instructions. We subtract the number in AC2 and AC3 from that in AC0 and AC1.

SUBZ 3,1,SZC SUB 2,0,SKP ADC 2,0 This page intentionally left blank.

D-2

APPENDIX E

INSTRUCTION USE EXAMPLES

On the following pages are examples of how the instruction set of the NOVA line of computers may be used to perform some common functions.

1. Clear an AC and the carry bit.

SUBO AC, AC

2. Clear an AC and preserve the carry bit.

SUBC AC, AC

3. Generate the indicated constants.

SUBZL AC, AC ;GENERATE +1
ADC AC, AC ;GENERATE -1
ADCZL AC, AC ;GENERATE -2

4. Let ACX be any accumulator whose contents are zero.

Generate the indicated constants in ACX.

INCZL ACX, ACX ;GENERATE +2 INCOL ACX, ACX ;GENERATE +3 INCS ACX, ACX ;GENERATE +400₈

5. Subtract 1 from an accumulator without using a constant from memory.

NEG AC, AC COM AC, AC

6. Check if both bytes in an accumulator are equal.

MOVS ACS, ACD
SUB ACS, ACD, SZR
JMP --- ;NOT EQUAL
--- ;EQUAL

7. Check if two accumulators are both zero.

MOV ACS, ACS, SNR SUB# ACS, ACD, SZR JMP --- ;NOT BOTH ZERO --- ;BOTH ZERO

8. Check an ASCII character to make sure it is a decimal digit. The character is in ACS and is not destroyed by the test. Accumulators ACX and ACY are destroyed.

LDA ACX, C60 ;ACX=ASCII ZERO ACY, C71 :ACY=ASCII NINE LDA ;SKIPS IF (ACS) > 9ADCZ# ACY, ACS, SNC ;SKIPS IF (ACS) > 0ADCZ# ACS, ACX, SZC ;NOT DIGIT **JMP** ___ ___ ;DIGIT ___ 60 ;ASCII ZERO C60: C71: 71 ;ASCII NINE

9. Test an accumulator for zero.

MOV AC, AC, SZR JMP --- ;NOT ZERO --- ;ZERO

10. Test an accumulator for -1.

COM# AC, AC, SZR ;NOT -1 JMP; -1

11. Test an accumulator for 2 or greater.

MOVZR# AC, AC, SNR

;LESS THAN 2 JMP;2 OR GREATER

12. Assume it is known that AC contains 0, 1, 2, or 3. Find out which one.

AC, AC, SEZ MOVZR# ;WAS 3 JMP THREE AC, AC, SNR MOV ;WAS 0 JMPZERO MOVZR# AC, AC, SZR TWO ;WAS 2 **JMP** ;WAS 1

13. Multiply an AC by the indicated value.

MOV ACX, ACX ;MULTIPLY BY 1 ACX, ACX ;MULTIPLY BY 2 MOVZL MOVZL ACX, ACY ;MULTIPLY BY 3 ACY, ACX ADD ADDZL ACX, ACX ;MULTIPLY BY 4 MOV ACX, ACY ;MULTIPLY BY 5 ACX, ACX ADDZL ACY, ACX ADDACX, ACY MOVZL ;MULTIPLY BY 6 ADDZL ACY, ACX ACX, ACY ; MULTIPLY BY 7 MOVZL ACY, ACY ADDZL ACX, ACY ;IN ACY SUB ACX, ACX ;MULTIPLY BY 8 ADDZLMOVZL ACX, ACX ACX, ACY ;MULTIPLY BY 9 MOVZL ACY, ACY ADDZLACY, ACX ADD MOV ACX, ACY ACX, ACX ADDZL

;MULTIPLY BY 10₁₀

ADDZL ACY, ACX

MOVZL ACX, ACY ;MULTIPLY BY 12₁₀

ACY, ACX ADDZL MOVZL ACX, ACX

;MULTIPLY BY 18₁₀ MOVZL ACX, ACY

ACY, ACY ADDZLACY, ACX ADDZL

14. Perform the inclusive OR of the operands in ACO and AC1. The result is placed in AC1. The carry bit is unchanged.

COM 0,0 AND 0,1 ADC 0,1

15 Perform the exclusive OR of the operands in AC0 and AC1. The result is placed in AC1. The contents of AC2 and the carry bit are destroyed.

MOV 1,2 ANDZL 0,2 ADD 0,1 SUB 2,1

16. Move 30 words from locations 2000₈ - 2035₈ to locations 3000₈ - 3035₈. Two auto-increment locations are used to hold the source and destination addresses.

;SET UP SOURCE ADDRESS 0, ADDRS LDA 0,20 STA SET UP DESTINATION ADDRESS LDA 0, ADDRD 0.21 STA ;INCREMENT SOURCE ADDRESS AND GET WORD 0,@20 LOOP: LDA ;INCREMENT DESTINATION ADDRESS AND STORE WORD 0, @21STADECREMENT COUNT DSZ CNT **JMP** LOOP GO BACK FOR NEXT WORD SKIP HERE WHEN COUNT IS ZERO . . . SOURCE ADDRESS MINUS ONE ADDRS: 1777 DESTINATION ADDRESS MINUS ONE ADDRD: 2777 ; WORD COUNT -- 36_8 EQUALS 30_{10} 36 CNT:

17. Perform the following unsigned integer comparisons.

SKIP IF CONTENTS OF ACS = CONTENTS OF ACD SUB# ACS, ACD, SZR \neq CONTENTS OF ACD SUB# SKIP IF CONTENTS OF ACS ACS, ACD, SNR < SKIP IF CONTENTS OF ACS CONTENTS OF ACD ADCZ# ACS, ACD, SNC \leq SKIP IF CONTENTS OF ACS CONTENTS OF ACD SUBZ# ACS, ACD, SNC > SKIP IF CONTENTS OF ACS CONTENTS OF ACD SUBZ# ACS, ACD, SZC SKIP IF CONTENTS OF ACS CONTENTS OF ACD ADCZ# ACS, ACD, SZC

18. Compare the signed, two's complement integer contained in ACS to 0.

```
SKIP IF CONTENTS OF ACS EQ
MOV#
         ACS, ACS, SZR
                          SKIP IF CONTENTS OF ACS NE
                                                        0
MOV#
          ACS, ACS, SNR
                                                        0
                          SKIP IF CONTENTS OF ACS GT
ADDO#
          ACS, ACS, SBN
                          SKIP IF CONTENTS OF ACS GE
                                                        0
MOVL#
         ACS, ACS, SZC
          ACS, ACS, SNC
                          SKIP IF CONTENTS OF ACS LT
                                                        0
MOVL#
ADDO#
          ACS, ACS, SEZ
                          SKIP IF CONTENTS OF ACS LE
```

19. Simulate the operation of the MULTIPLY instruction.

. MPYU: . MPYA: . CB99:	SUBC STA LDA MOVR MOVR	0,0 3,.CB03 3,.CB20 1,1,SNC 0,0SKP	;CLEAR ACO, DON'T DISTURB CARRY ;SAVE RETURN ;GET STEP COUNT ;CHECK NEXT MULTIPLIER BIT ;0 SHIFT
	ADDZR INC JMP	2,0 3,3,SZR .CB99	;1 - ADD MULTIPLICAND AND SHIFT ;COUNT STEP, COMPLEMENTING CARRY ON FINAL COUNT ;ITERATE LOOP
	MOVCR	1,1	;SHIFT IN LAST LOW BIT (WHICH WAS COMPLEMENTED BY ;FINAL COUNT) AND
	JMP	@. CB03	;RESTORE CARRY
. CB03: . CB20:	0 -20		;16 ₁₀ STEPS

20. Simulate the operation of the DIVIDE instruction.

. DIVI: . DIVU:	SUB STA SUB# JMP LDA MOVZL	0,0 3,.CC03 2,0,SZC .CC99 3,.CC20	;INTEGER DIVIDE CLEAR HIGH PART ;SAVE RETURN ;TEST FOR OVERFLOW ;YES, EXIT(AC0>AC2) ;GET STEP COUNT ;SHIFT DIVIDEND LOW PART
. CC98:	MOVL SUB# SUB MOVL INC JMP SUB0 SUBZ JMP	0,0 2,0,SZC 2,0 1,1 3,3,SZR CC98 3,3,SKP 3,3	;SHIFT DIVIDEND HIGH PART;DOES DIVISOR GO IN?;YES;SHIFT DIVIDEND LOW PART;COUNT STEP;ITERATE LOOP;DONE, CLEAR CARRY;SET CARRY;RETURN
. CC03: . CC20:	0 20		;16 ₁₀ STEPS

Load a byte from memory. The routine is called via a JSR. The byte pointer for the requested byte is in AC2. The requested byte is returned in the right half of AC0. The left half of AC0 is set to 0. AC1, AC2, and the carry bit are unchanged. AC3 is destroyed.

LBYT:	STA LDA	3, LRET 3, MASK	;SAVE RETURN ADDRESS
	MOVR	2,2,SNC	;TURN BYTE POINTER INTO WORD ADDRESS AND SKIP IF ; REQUEST BYTE IS RIGHT BYTE
	MOVS	3,3	SWAP MASK IF REQUESTED BYTE IS LEFT BYTE
	LDA	0,0,2	;PLACE WORD IN ACO
	AND	1,0,SNC	;MASK OFF UNWANTED BYTE AND SKIP IF SWAP IS NOT ; NEEDED
	MOVS	0,0	SWAP REQUESTED BYTE INTO RIGHT HALF OF ACO
	MOVL	2, 2	RESTORE BYTE POINTER AND CARRY
	JMP	@LRET	RETURN
LRET:	0		RETURN LOCATION
MASK:	377		

22. Store a byte in memory. The routine is called via a JSR. The byte to be stored is in the right half of AC0 with the left half of AC0 set to 0. The byte pointer is in AC2. The word written is returned in AC0. AC1, AC2, and the carry bit are unchanged. AC3 is destroyed.

SBYT:	STA	3, SRET	;SAVE RETURN
	STA	1,SAC1	;SAVE AC1
	LDA	3, MASK	
	MOVR	2, 2, SNC	CONVERT BYTE POINTER TO WORD ADDRESS AND SKIP IF
			; BYTE IS TO BE RIGHT HALF
	MOVS	0,0,SKP	;SWAP BYTE AND LEAVE MASK ALONE
	MOVS	3,3	;SWAP MASK
	LDA	1,0,2	;LOAD WORD THAT IS TO RECEIVE BYTE
	AND	3,1	;MASK OFF BYTE THAT IS TO RECEIVE NEW BYTE
	ADD	1,0	;ADD MEMORY WORD ON TOP OF NEW BYTE
	STA	0,0,2	STORE WORD WITH NEW BYTE
	MOVL	2,2	RESTORE BYTE POINTER AND CARRY
	LDA	1,SAC1	;RESTORE AC1
	JMP	@SRET	RETURN
SRET:	0		;RETURN LOCATION
SAC1:	0		
MASK:	377		

23. The transfer of control between routines is made easier and more orderly by using the stack facility of the NOVA 3 series of computers.

The basic method of transferring control to a subroutine is via a JUMP TOSUBROUTINE instruction. The subroutine executes a SAVE instruction at the subroutine entry point and returns control via the RETURN instruction.

;CALLING PROGRAM

CALL:

SUBR

.

;SUBROUTINE

SUBR:

SAVE

. . .

RETRN:

RET

This method has the following characteristics:

- 1. AC3 of the calling program is destroyed by the JSR.
- 2. The call is only one word.
- 3. Upon return to the calling program, AC3 contains the calling program's frame pointer.
- 4. A SAVE instruction is required at each entry point.
- 5. Arguments are easily passed on the stack because SAVE sets up the frame pointer for the called routine and RETURN places the frame pointer of the calling routine in AC3.

APPENDIX F INSTRUCTION EXECUTION TIMES

SUPERNOVA read-only time equals semiconductor time, except add 0.2 for LDA, STA, ISZ, and DSZ if reference is to core. NOVA times are for core; for read-only subtract 0.2 except subtract 0.4 for LDA, STA, ISZ, and DSZ if reference is to read-only memory. When two numbers are given, the one at the left of the slash is the time for an isolated transfer, the one at the right is the minimum time between consecutive transfers. All times are in microseconds.

	NOVA	SUPE SC	RNOVA CORE	1200 SERIES	800,820	830		OVA 2
	NOVA	SC	CORE	SERIES	840	630	8K	16K
LDA	5.2	1.2	1.6	2.55	1.6	2.0	1.6	2.0
STA	5.5	1.2	1.6	2.55	1.6	2.0	1.6	2.0
ISZ, DSZ	5.2	1.4	1.8	3.15	1.8	2.2	1.7	2.1
JMP	5.6	0.6	0.8	1.35	0.8	1.0	0.8	1.0
JSR	3.5	1.2	1.4	1.35	0.8	1.0	1.1	1.2
COM, NEG, MOV, INC	5.6	0.3	0.8	1.35	0.8	1.0	0.8	1.0
ADC, SUB, ADD, AND	5.9	0.3	0.8	1.35	0.8	1.0	0.8	1.0
Each level of @, add	2.6	0.6	0.8	1.2	0.8	1.0	0.8	1.0
Each autoindex, add	0.0	0.2	0.2	0.6	0.2	0.2	0.5	0.5
Base register addr, add	0.3	0.0	0.0	0.0	0.0	0.0	0.0	0.0
If skip occurs, add	0.0	*	0.8	1.35	0.2	0.2	0.3	0.2
I/O input (except INTA)	4.4	2.8	2.9	2.55	2.2	2.4	1.4	1.5
	4.4	3.6	3.7	2.55	2.2	2.4	1.4	1.5
INTA	$\frac{4.4}{4.7}$	3.0	3.3	3.15	2.2	2.4	1.4	1.7
I/O output		3.2 3.2	3.3	3.15	2.2	2.4	1.6	1.7
NIO	4.4			1		_		
I/O skips	4.4	2.8	2.9	2.55	1.4	1.6	1.1	1.2
If skip occurs, add	0.0	0.0	0.0	0.0	0.2	0.2	0.3	0.2
For S, C, or P; add	0.0	0.0	0.0	0.0	0.6	0.6	0.3	0,3
MUL								1
Average	11.1	3.7	3.8	3.75	8.8	9.0	6.1	6.2
Maximum	11.1	5.3	5.4	3.75	8.8	9.0	6.1	6.2
DIV		•			-			
Successful	11.9	6.8	6.9	4.05	8.8	9.0	6.4	6.5
Unsuccessful	11.9	1.5	1.6	2.55	1.6	2.0	6.4	6.5
P.I. CYCLE	5.2	1.8	2.2	3.0	1.6	2.0	2.2	2.5
INTERRUPT LATENCY	0.2	1.0	2.2	""	1.0	2.0	2.2	2.0
With MUL/DIV	12.0	9.0	9.0	7.0	10.6	12.0	5.8	5.9
Without MUL/DIV	12.0	5.0	5.0	7.0	4.6	6.0	1.9	2.3
,	12.0	3.0	3.0	1.0	4.0	0.0	1.9	2.3
DATA CHANNEL	3.5	2.3	2.3	1.2	2.0	2.2	2.0	2.1
Input	4.4	2.8	2.8	1.2/1.8	2.0	2.2	2.1	$\begin{bmatrix} 2.1 \\ 2.2 \end{bmatrix}$
Output	4.4	2.8	2.8	1.2/1.8 $1.8/2.4$	2.0	2.4	2.1	2.2
Increment				1.0/2.4	2.2			1
Add to memory	5.3	2.8	2.8			\mathbf{N}/\mathbf{A}		
Latency+	1	11.0	11.0	0.4				
With MUL/DIV	17.3	11.8	11.8	9.4	5.8	6.4	5.2	5.3
Without MUL/DIV	17.3	7.8	7.8	9.4	5.8	6.4	5.2	5.3
HIGH SPEED DATA CHANNEL								
Input	N/A	0.8	0.8	N/A	0.8	1.0	0.8	0.9/1.0
Output		0.8/1.0	0.8/1.0		0.8,1.0	1.0/1.2	1.2	1.3
Increment		1.0/1.2	1.0/1.2		1.0/1.2	1.2 1.4	1.3	1.4
Add to memory		1.0/1.2	1.0/1.2			N/A		
Latency+]			
With MUL/DIV		5.7	5.7		4.8	5.4	4.3	4.4
Without MUL/DIV		3.7	3.7		3.2	3.6	4.3	4.4

^{*}If 2AC-multiple operation instruction is skipped, add 0.3; otherwise add 0.6.

DG-01/3/

⁺For highest priority peripheral on I/O bus.

APPENDIX F (Continued)

INSTRUCTION EXECUTION TIMES

Floating Point Unit Instruction Execution Times*

FPU INSTRUCTION	BASE (Micros		FOR NOVA 8	CUTION TIME 00 WITH HIGH A CHANNEL
	MAXIMUM	MINIMUM	MAXIMUM	MINIMUM
. FLDS . FLDD . FSRS . FSRD	1.2 0.8 0.4 0.0	1.2 0.8 0.4 0.0	6.3 7.9 5.4 7.1	6.3 7.9 5.4 7.1
. FAS . FAD . FSS . FSD . FMS . FMD . FDS . FDD	3.8 3.4 3.8 3.4 6.9 12.9 10.1	3.7 3.3 3.7 3.3 6.9 12.9 9.3(2.0)** 15.3(1.6)	8.3 9.9 8.9 10.5 12.0 20.0 15.2 23.2	8.2 9.8 8.8 10.4 12.0 20.0 14.4(7.1)** 22.4(8.7)
FMFT FMTF FATS FATD FSTS FSTD FMTS FMTD FDTS	1.0 1.0 3.6 3.6 3.6 3.6 6.7 13.1 9.9 16.3	0.9 0.9 3.4 3.4 3.4 6.6 13.0 9.0(1.7)** 15.4(1.7)	3.8 3.8 5.8 5.8 6.4 6.4 9.5 15.9 12.7	3.7 3.7 5.6 5.6 6.2 6.2 9.4 15.8 11.8(4.5)** 18.2(4.5)
. FABS . FCLR . FLDX . FNEG . FNRM . FSCL . FHWD . FRST . FWST	1.0 1.0 1.0 1.1 1.1 0.0 0.0	0.9 0.9 0.9 1.0 1.0 0.0 0.0	3.8 3.8 3.8 3.9 3.3 2.2 2.8 2.2	3.7 3.7 3.7 3.7 3.8 3.2 2.2

^{*}Total Execution time = Base time = I O instruction time + Data Channel time (if any).

 $[\]ensuremath{^{**}}\textsc{Times}$ in parentheses are times if "divide-by-zero" is sensed.

APPENDIX F (Continued)

INSTRUCTION EXECUTION TIMES

NOVA 3 INSTRUCTION EXECUTION TIMES

	8K C	ORE	16K	CORE	SEMICO	NDUCTOR
INSTRUCTION	MIN	MAX	MIN	MAX	MIN	MAX
LDA	1.3	1.6	1.5	2. 0	1.1	1. 2
STA	1.3	1.6	1.5	2. 0	1.1	1.5
ISZ, DSZ	1.7*	2.0	1.9*	2.4	1.6*	2. 1
JMP	. 8	. 8	. 9	1.0	. 7	. 7
JSR	1.1	1.1	1. 2	1. 2	1.0	1.0
COM, NEG, MOV, INC	.8*	. 8*	.9*	1.0*	.7*	.7*
ADC, SUB, ADD, AND	.8*	.8*	.9*	1.0*	. 7*	.7*
Each level of @, add	. 7	. 8	. 8	1.0	. 5	. 7
Each autoindex, add	1.1	1.2	1. 2	1.4	. 8	1.3
*If skip occurs, add	. 3	. 3	. 2	. 2	. 3	. 3
I/O input (except INTA)	2.1	2.1	2. 2	2. 2	2.0	2.0
INTA	2.1	2.1	2. 2	2. 2	2.0	2.0
NIO	2.1	2.1	2.2	2.2	2.0	2.0
I/O output	2.1	2.1	2.2	2. 2	2.0	2.0
I/O skips	2.1*	2.1*	2.2*	2. 2*	2.0*	2.0*
*If skip occurs, add	. 3	. 3	. 3	. 3	. 3	. 3
For S, C, or P, add	.0	.0	. 0	.0	.0	.0
MUL	5.9	5.9	6.0	6.0	5.8	5.8
DIV			0.0			
Successful	6.5	6.8	6.6	6. 9	6.4	6.7
Unsuccessful	1.4	1.4	1.5	1.5	1.3	1.3
PSHA	1.6	1.6	1.8	1.9	1.4	1.5
POPA	1.9	1.9	2. 1	2.1	1.7	1.7
SAV	5.4	5.4	6.4	6.5	5.2	5.2
RET	5.4	5.4	6.4	6.5	4.8	4.8
MTFP	. 8	. 8	. 9	1.0	. 7	. 7
MTSP	. 8	. 8	. 9	1.0	. 7	. 7
MFFP	8.	. 8	. 9	1.0	. 7	.7
MFSP	. 8	. 8	. 9	1.0	. 7	. 7
TRAP	2.3	2.8	2.6	3.3	2.0	2.6
INTERRUPT LATENCY						
With MUL/DIV		10.8		11.7		10. 6
Without MUL/DIV		9.4		11. 3		9, 1
DATA CHANNEL	ĺ					
Input	1.7	1.8	1.8	2.0	1.6	1.8
Output	2.0	2.0	2.1	2. 0	1. 0	2. 1
Latency	6	4.5	. 6	5.0	. 6	4.6
HIGH-SPEED DATA CHANNEL			. 0	5. 0	. 0	1.0
Input	1.0	1. 2	1.1	1.4	. 9	1. 2
Output	1.1	1.1	1. 2	1.3	1.0	1. 2
Latency	. 6	4.5	. 6	5.0	. 6	4.6
		<u> </u>		L		

This page intentionally left blank

READERS COMMENT FORM

Your comments, accompanied by answers to the following questions, help us improve the quality and usefulness of our publications. If your answer to a question is "no" or requires qualification, please explain. How did you use this publication? () As an introduction to the subject. () As an aid for advanced knowledge. () For information about operating procedures () To instruct in a class. () As a student in a class. () As a reference manual. () Other			Did you find the material: Useful		
PAGE COL P	ARA LINE		MENTS TO		
			•		

From:

 Data General Corporation

ENGINEERING PUBLICATIONS

COMMENT FORM

DG-00935

FOLD DOWN

FIRST

FOLD DOWN

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

BUSINESS REPLY MAIL

Postage will be paid by:

DataGeneral

Southboro, Massachusetts 01772

FIRST CLASS PERMIT NO. 26 SOUTHBORO MASS. 01772



ATTENTION: Engineering Publications

FOLD UP

SECOND

FOLD UP