Support Home Page
Cubix Home Page
Feedback Forms

DP6200 Series For PowerSMP
Chapter 4 - Technical Reference


BIOS

An American Megatrends, Inc. (AMI) system BIOS with embedded setup and hard disk setup utilities resides in Flash ROM on the board. Access the BIOS setup by pressing the DELETE key during system boot.

BIOS Post Codes

The I/O board has eight LEDs arranged in two groups of four. As the system proceeds through its Power On System Test (POST), these LEDs display binary code which can be used to diagnose board failures. The post codes are available on the Cubix Customer Service web site.

CMOS Battery
The DP 6200 utilizes an integrated internal battery within the processor and does not require an external battery to maintain CMOS memory.

Memory Configuration & Management

All DP Series memory is provided in 168 pin, 72 bit standard 60ns buffered DIMMs. DIMMs do not need to be installed in pairs, and different sizes may be mixed on a SP. Table 4-1 shows the Memory map for the SP processor. Table 4-2 defines the boards I/O configuration.

 

Table 4-1, Memory Map

Memory Range

Size

Use

00000-9FFFF 640KB Conventional Memory
A0000-AFFFF 64KB VGA Graphics Buffer
B0000-B7FFF 32KB MDA Text Buffer
B8000-BFFFF 32KB VGA/CGA Text Buffer
C0000-C7FFF 32KB VGA Bios
C8000-DFFFF 96KB Available
E0000-FFFFF 127KB System & PCI BIOS

 

 

Table 4-2, I/O Map

ISA Ports Description
0000-00FF Various "AT" functions in ISP chip and keyboard controller
01F0-01F7 IDE hard drive interface
02F8-02FF COM2
03A0 Cubix supervisory interface
03A8-03AF IES serial port
03B4-03B5 VGA
03BC-03BF LPT1
03C0-03CF VGA
03D4-03D5 VGA
03F0-03F7 Floppy / IDE
03F8-03FF COM1
   

 

 

System Interrupts

The 16 system hardware interrupts on the SP are represented in Table 4 - 4. Interrupts are managed by two standard 8259A Programmable Interrupt Controllers (PICs). Interrupts at IRQ 0 through 7 are located on the main PIC; IRQ 8 through 15 are on the SLAVE PIC.

Table 4-3, System Interrupts

IRQ

Description

IRQ

Description

0

Timer clock

8

Real Time Clock

1

Keyboard

9

Redirected IRQ 2

2

Second OIC controller

10

Set By PCI Plug & Play at boot time

3

COM2

11

Set By PCI Plug & Play at boot time

4

COM1

12

Available (or PS/2 Mouse)

5

Set By PCI Plug & Play at boot time

13

Math Coprocessor

6

Floppy Disk Controller

14

Primary IDE Controller

7

LPT1

15

Secondary IDE Controller (or IES)

 

Keyboard/Mouse Controller

The DP has a PS/2 compatible keyboard controller with the AMI keyboard BIOS. The keyboard controller uses IRQ 1 for its interrupts, and requires no DMA channel. The keyboard controller also supports a PS/2 compatible mouse which uses IRQ 12.

IDE Hard Drive Interface

An IDE hard drive interface is included on the DP for applications that require a hard disk drive. IDE drives include an AT compatible disk controller. The IDE interface circuit on the DP6200 will support 4 IDE devices. The primary hard disk controller uses IRQ 14 for its interrupt. The secondary hard disk controller will use IRQ 15 when it is enabled. When adding an IDE drive to the board, the BIOS will attempt to auto-detect the new drive on boot if the drive type is set to auto in the BIOS. If the correct drive is not detected, use the BIOS to specify the hard drive parameters.

Note 1: To recover IRQ 14, no IDE devices may be connected to the primary IDE port. To recover IRQ 15, no IDE devices may be connected to the secondary IDE port.

Floppy Disk Controller

The SP contains a PC/AT compatible floppy disk controller. It is configured for industry standard single-speed floppy disk drives, and supports up to two of any combination of 5.25 or 3.5 inch drives. The BIOS setup program must be configured for the proper drives. The floppy controller uses IRQ 6 for its interrupt and DRQ 2 for its DMA channel. The floppy disk controller can be disabled in the Peripheral Management Setup section of the BIOS CMOS setup program.  

Serial and Parallel Ports

Two serial ports and a parallel port are available on the DP 6200. All three ports are brought out from the I/O board via a 40-pin ribbon cable that connects to a Cubix-supplied adapter board.


This document, and all Web contents, Copyright © 2000 by Cubix Corp., Carson City, NV, USA.